- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 10 for MOVD (0.01 sec)
-
src/cmd/asm/internal/asm/testdata/mips64.s
// LFMOV addr ',' freg // { // outcode(int($1), &$2, 0, &$4); // } MOVD foo<>+3(SB), F2 MOVD 16(R1), F2 MOVD (R1), F2 // LFMOV fimm ',' freg // { // outcode(int($1), &$2, 0, &$4); // } MOVD $0.1, F2 // MOVD $(0.10000000000000001), F2 // LFMOV freg ',' freg // { // outcode(int($1), &$2, 0, &$4); // } MOVD F1, F2 // LFMOV freg ',' addr // { // outcode(int($1), &$2, 0, &$4);
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Tue Aug 08 12:17:12 UTC 2023 - 12.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc3.s
MOVF y+65540(FP), F4 // 1e020014de8f1000c433002b MOVD y+65540(FP), F4 // 1e020014de8f1000c433802b MOVF y+4097(FP), F4 // 3e000014de8f1000c427002b MOVD y+4097(FP), F4 // 3e000014de8f1000c427802b MOVF 65536(R5), F4 // 1e020014de971000c403002b MOVD 65536(R5), F4 // 1e020014de971000c403802b MOVF 4096(R5), F4 // 3e000014de971000c403002b MOVD 4096(R5), F4 // 3e000014de971000c403802b
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Thu Feb 20 14:31:35 UTC 2025 - 10.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/armerror.s
MOVF (F0), F1 // ERROR "illegal base register" MOVD (F0), F1 // ERROR "illegal base register" MOVW R1, (F0) // ERROR "illegal base register" MOVB R2, (F0) // ERROR "illegal base register" MOVH R3, (F0) // ERROR "illegal base register" MOVF F4, (F0) // ERROR "illegal base register" MOVD F5, (F0) // ERROR "illegal base register"
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Wed Oct 23 15:18:14 UTC 2024 - 14.5K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64enc.s
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Mon Jul 24 01:11:41 UTC 2023 - 43.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
MOVDBR R8, n-8(SP) // e380f010002f MOVWBR R9, n-8(SP) // e390f010003e MOVD $-8589934592, R1 // c01efffffffe MOVW $-131072, R2 // c021fffe0000 MOVH $-512, R3 // a739fe00 MOVB $-1, R4 // a749ffff MOVD $32767, n-8(SP) // e548f0107fff MOVD $-1, -524288(R1) // e3a010008071e548a000ffff MOVW $32767, n-8(SP) // e54cf0107fff
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Wed Jul 30 19:29:15 UTC 2025 - 22.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Wed Mar 26 10:48:50 UTC 2025 - 37.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc1.s
BNE R0, R4, 1(PC) // 80040044 BLTU R4, 1(PC) // 80040068 MOVF y+8(FP), F4 // 6440002b MOVD y+8(FP), F4 // 6440802b MOVF 1(F5), F4 // a404002b MOVD 1(F5), F4 // a404802b MOVF F4, result+16(FP) // 6460402b MOVD F4, result+16(FP) // 6460c02b MOVF F4, 1(F5) // a404402b MOVD F4, 1(F5) // a404c02b MOVW R4, F5 // 85a41401 MOVW F4, R5 // 85b41401 MOVV R4, F5 // 85a81401
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Thu Sep 04 19:24:25 UTC 2025 - 35.5K bytes - Viewed (0) -
src/cmd/asm/internal/arch/arch.go
instructions["JPS"] = x86.AJPS /* parity set (PF = 1) */ instructions["JS"] = x86.AJMI /* alternate */ instructions["JZ"] = x86.AJEQ /* alternate */ instructions["MASKMOVDQU"] = x86.AMASKMOVOU instructions["MOVD"] = x86.AMOVQ instructions["MOVDQ2Q"] = x86.AMOVQ instructions["MOVNTDQ"] = x86.AMOVNTO instructions["MOVOA"] = x86.AMOVO instructions["PSLLDQ"] = x86.APSLLO instructions["PSRLDQ"] = x86.APSRLO
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Thu Nov 07 02:20:14 UTC 2024 - 21.7K bytes - Viewed (0) -
doc/asm.html
</p> <p> It is currently supported on arm64, amd64, ppc64, loong64 and riscv64. For example, the start of the <code>MOVD</code> instruction below is aligned to 32 bytes: <pre> PCALIGN $32 MOVD $2, R0 </pre> </p> <h3 id="data-offsets">Interacting with Go types and constants</h3> <p> If a package has any .s files, then <code>go build</code> will direct
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Tue Nov 28 19:15:27 UTC 2023 - 36.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/riscv64error.s
MOVBU X5, (X6) // ERROR "unsupported unsigned store" MOVHU X5, (X6) // ERROR "unsupported unsigned store" MOVWU X5, (X6) // ERROR "unsupported unsigned store" MOVF F0, F1, F2 // ERROR "illegal MOV instruction" MOVD F0, F1, F2 // ERROR "illegal MOV instruction" MOV X10, X11, X12 // ERROR "illegal MOV instruction" MOVW X10, X11, X12 // ERROR "illegal MOV instruction" RORI $64, X5, X6 // ERROR "immediate out of range 0 to 63"
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Thu May 08 08:53:43 UTC 2025 - 24.8K bytes - Viewed (0)