- Sort Score
- Result 10 results
- Languages All
Results 1 - 7 of 7 for fp (0.05 sec)
-
src/cmd/asm/internal/asm/testdata/loong64enc3.s
MOVW y+65540(FP), R4 // 1e020014de8f1000c4338028 MOVWU y+65540(FP), R4 // 1e020014de8f1000c433802a MOVV y+65540(FP), R4 // 1e020014de8f1000c433c028 MOVB y+65540(FP), R4 // 1e020014de8f1000c4330028 MOVBU y+65540(FP), R4 // 1e020014de8f1000c433002a MOVW y+4097(FP), R4 // 3e000014de8f1000c4278028 MOVWU y+4097(FP), R4 // 3e000014de8f1000c427802a MOVV y+4097(FP), R4 // 3e000014de8f1000c427c028
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Mon Jul 29 14:29:30 UTC 2024 - 5.9K bytes - Viewed (0) -
src/main/java/jcifs/smb1/smb1/SmbFileInputStream.java
Registered: Sun Nov 03 00:10:13 UTC 2024 - Last Modified: Fri Mar 22 21:10:40 UTC 2019 - 7.9K bytes - Viewed (0) -
src/main/java/jcifs/smb1/smb1/SmbFileOutputStream.java
Registered: Sun Nov 03 00:10:13 UTC 2024 - Last Modified: Fri Mar 22 21:10:40 UTC 2019 - 9.2K bytes - Viewed (0) -
cmd/storage-rest-common.go
storageRESTMethodReadParts = "/rps" ) const ( storageRESTVolume = "vol" storageRESTVolumes = "vols" storageRESTDirPath = "dpath" storageRESTFilePath = "fp" storageRESTVersionID = "vid" storageRESTHealing = "heal" storageRESTTotalVersions = "tvers" storageRESTSrcVolume = "svol" storageRESTSrcPath = "spath"
Registered: Sun Nov 03 19:28:11 UTC 2024 - Last Modified: Mon Aug 12 08:38:15 UTC 2024 - 2.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/386.s
IMULL AX IMULL $4, CX IMULL AX, BX // LTYPEXC spec9 { outcode(int($1), &$2); } CMPPD X0, X1, 4 CMPPD foo+4(SB), X1, 4 // LTYPEX spec10 { outcode(int($1), &$2); } PINSRD $1, (AX), X0 PINSRD $2, foo+4(FP), X0 // Was bug: LOOP is a branch instruction. JCS 2(PC) loop: LOOP loop // LOOP // Tests for TLS reference. MOVL (TLS), AX MOVL 8(TLS), DX // LTYPE0 nonnon { outcode(int($1), &$2); }
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Tue Apr 09 18:57:21 UTC 2019 - 2K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/mips.s
// // special // SYSCALL BREAK SYNC // // conditional move on zero/nonzero gp value // CMOVN R1, R2, R3 CMOVZ R1, R2, R3 // // conditional move on fp false/true // CMOVF R1, R2 CMOVT R1, R2 // // conditional traps // TEQ $1, R1, R2 TEQ $1, R1 // // other // CLO R1, R2 SQRTD F0, F1
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Tue Aug 08 12:17:12 UTC 2023 - 6.7K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/amd64error.s
// Pseudo-registers should not be used as scaled index. CALL (AX)(PC*1) // ERROR "invalid instruction" CALL (AX)(SB*1) // ERROR "invalid instruction" CALL (AX)(FP*1) // ERROR "invalid instruction" // Forbid memory operands for MOV CR/DR. See #24981. MOVQ CR0, (AX) // ERROR "invalid instruction" MOVQ CR2, (AX) // ERROR "invalid instruction"
Registered: Tue Nov 05 11:13:11 UTC 2024 - Last Modified: Wed Jun 14 00:03:57 UTC 2023 - 8.9K bytes - Viewed (0)