Search Options

Display Count
Sort
Preferred Language
Advanced Search

Results 1 - 4 of 4 for FP (0.07 seconds)

  1. cmd/storage-rest-common.go

    	storageRESTMethodReadParts      = "/rps"
    )
    
    const (
    	storageRESTVolume           = "vol"
    	storageRESTVolumes          = "vols"
    	storageRESTDirPath          = "dpath"
    	storageRESTFilePath         = "fp"
    	storageRESTVersionID        = "vid"
    	storageRESTHealing          = "heal"
    	storageRESTTotalVersions    = "tvers"
    	storageRESTSrcVolume        = "svol"
    	storageRESTSrcPath          = "spath"
    Created: Sun Dec 28 19:28:13 GMT 2025
    - Last Modified: Mon Aug 12 08:38:15 GMT 2024
    - 2.9K bytes
    - Click Count (0)
  2. src/cmd/asm/internal/asm/testdata/386.s

    	IMULL	AX
    	IMULL	$4, CX
    	IMULL	AX, BX
    
    // LTYPEXC spec9	{ outcode(int($1), &$2); }
    	CMPPD	X0, X1, 4
    	CMPPD	foo+4(SB), X1, 4
    
    // LTYPEX spec10	{ outcode(int($1), &$2); }
    	PINSRD	$1, (AX), X0
    	PINSRD	$2, foo+4(FP), X0
    
    // Was bug: LOOP is a branch instruction.
    	JCS	2(PC)
    loop:
    	LOOP	loop // LOOP
    
    // Tests for TLS reference.
    	MOVL    (TLS), AX
    	MOVL    8(TLS), DX
    
    // LTYPE0 nonnon	{ outcode(int($1), &$2); }
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Tue Apr 09 18:57:21 GMT 2019
    - 2K bytes
    - Click Count (0)
  3. src/cmd/asm/internal/asm/testdata/mips.s

    	//
    	// special
    	//
    	SYSCALL
    	BREAK
    	SYNC
    
    	//
    	// conditional move on zero/nonzero gp value
    	//
    	CMOVN	R1, R2, R3
    	CMOVZ	R1, R2, R3
    
    	//
    	// conditional move on fp false/true
    	//
    	CMOVF	R1, R2
    	CMOVT	R1, R2
    
    	//
    	// conditional traps
    	//
    	TEQ	$1, R1, R2
    	TEQ	$1, R1
    
    
    	//
    	// other
    	//
    	CLO	R1, R2
    	SQRTD	F0, F1
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Tue Aug 08 12:17:12 GMT 2023
    - 6.7K bytes
    - Click Count (0)
  4. src/cmd/asm/internal/asm/testdata/amd64error.s

    	// Pseudo-registers should not be used as scaled index.
    	CALL (AX)(PC*1)                 // ERROR "invalid instruction"
    	CALL (AX)(SB*1)                 // ERROR "invalid instruction"
    	CALL (AX)(FP*1)                 // ERROR "invalid instruction"
    	// Forbid memory operands for MOV CR/DR. See #24981.
    	MOVQ CR0, (AX)                  // ERROR "invalid instruction"
    	MOVQ CR2, (AX)                  // ERROR "invalid instruction"
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Wed Jun 14 00:03:57 GMT 2023
    - 8.9K bytes
    - Click Count (0)
Back to Top