Search Options

Results per page
Sort
Preferred Languages
Advance

Results 31 - 40 of 181 for r12d (0.04 sec)

  1. src/cmd/asm/internal/asm/testdata/arm64enc.s

    	LDAXRH (R5), R8                            // a8fc5f48
    	//TODO LDNP 0xcc(RSP), ZR, R12             // ecff5928
    	//TODO LDNP 0x40(R28), R9, R5              // 852744a8
    	//TODO LDPSW -0xd0(R2), R0, R12            // 4c00e668
    	//TODO LDPSW 0x5c(R4), R8, R5              // 85a0cb69
    	//TODO LDPSW 0x6c(R12), R2, R27            // 9b894d69
    	MOVWU.P -84(R15), R9                       // e9c55ab8
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 24 01:11:41 UTC 2023
    - 43.9K bytes
    - Viewed (0)
  2. src/crypto/sha256/sha256block_amd64.s

    	SHA256ROUND0(4, 0x3956c25b, R12, R13, R14, R15, R8, R9, R10, R11)
    	SHA256ROUND0(5, 0x59f111f1, R11, R12, R13, R14, R15, R8, R9, R10)
    	SHA256ROUND0(6, 0x923f82a4, R10, R11, R12, R13, R14, R15, R8, R9)
    	SHA256ROUND0(7, 0xab1c5ed5, R9, R10, R11, R12, R13, R14, R15, R8)
    	SHA256ROUND0(8, 0xd807aa98, R8, R9, R10, R11, R12, R13, R14, R15)
    	SHA256ROUND0(9, 0x12835b01, R15, R8, R9, R10, R11, R12, R13, R14)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 47.3K bytes
    - Viewed (0)
  3. src/math/big/arith_s390x.s

    	// ADDC here so the current iteration does not depend on the carry flag
    	// generated in the previous iteration. This could be useful when branch prediction happens.
    	ADDC 0(R6)(R12*1), R9
    	MOVD R9, 0(R8)(R12*1) // z[i] = x[i] + c
    
    	MOVD  $8(R12), R12         // i++
    	BRCTG R5, loopOverEachWord // n--
    
    // Return the current carry value
    returnResult:
    	MOVD $0, R0
    	ADDE R0, R0
    	MOVD R0, c+56(FP)
    	RET
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:27 UTC 2023
    - 20.3K bytes
    - Viewed (0)
  4. src/crypto/subtle/xor_arm64.s

    	VST1.P	[V2.B16, V3.B16], 32(R0)
    less_than32:
    	TBZ	$4, R3, less_than16
    	LDP.P	16(R1), (R11, R12)
    	LDP.P	16(R2), (R13, R14)
    	EOR	R11, R13, R13
    	EOR	R12, R14, R14
    	STP.P	(R13, R14), 16(R0)
    less_than16:
    	TBZ	$3, R3, less_than8
    	MOVD.P	8(R1), R11
    	MOVD.P	8(R2), R12
    	EOR	R11, R12, R12
    	MOVD.P	R12, 8(R0)
    less_than8:
    	TBZ	$2, R3, less_than4
    	MOVWU.P	4(R1), R13
    	MOVWU.P	4(R2), R14
    	EORW	R13, R14, R14
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Aug 17 18:47:33 UTC 2022
    - 1.5K bytes
    - Viewed (0)
  5. src/syscall/asm_linux_loong64.s

    	MOVV	a1+8(FP), R4
    	MOVV	a2+16(FP), R5
    	MOVV	a3+24(FP), R6
    	MOVV	$0, R7
    	MOVV	$0, R8
    	MOVV	$0, R9
    	MOVV	trap+0(FP), R11	// syscall entry
    	SYSCALL
    	MOVW	$-4096, R12
    	BGEU	R12, R4, ok
    	MOVV	$-1, R12
    	MOVV	R12, r1+32(FP)	// r1
    	SUBVU	R4, R0, R4
    	MOVV	R4, err+40(FP)	// errno
    	RET
    ok:
    	MOVV	R4, r1+32(FP)	// r1
    	MOVV	R0, err+40(FP)	// errno
    	RET
    
    TEXT ·rawSyscallNoError(SB),NOSPLIT,$0-48
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Sep 07 19:11:15 UTC 2023
    - 947 bytes
    - Viewed (0)
  6. src/crypto/internal/edwards25519/field/fe_arm64.s

    	AND $0x7ffffffffffff, R1, R11
    	AND $0x7ffffffffffff, R2, R12
    	AND $0x7ffffffffffff, R3, R13
    	AND $0x7ffffffffffff, R4, R14
    
    	ADD R0>>51, R11, R11
    	ADD R1>>51, R12, R12
    	ADD R2>>51, R13, R13
    	ADD R3>>51, R14, R14
    	// R4>>51 * 19 + R10 -> R10
    	LSR $51, R4, R21
    	MOVD $19, R22
    	MADD R22, R10, R21, R10
    
    	STP (R10, R11), 0(R20)
    	STP (R12, R13), 16(R20)
    	MOVD R14, 32(R20)
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 1K bytes
    - Viewed (0)
  7. src/runtime/sys_openbsd_ppc64.s

    	// the value here doesn't really matter).
    	MOVD	$0, R3
    
    	RET
    
    TEXT runtime·sigfwd(SB),NOSPLIT,$0-32
    	MOVW	sig+8(FP), R3
    	MOVD	info+16(FP), R4
    	MOVD	ctx+24(FP), R5
    	MOVD	fn+0(FP), R12
    	MOVD	R12, CTR
    	CALL	(CTR)			// Alignment for ELF ABI?
    	RET
    
    TEXT runtime·sigtramp(SB),NOSPLIT|TOPFRAME,$16
    	// Go relies on R0 being $0 and we may have been executing non-Go code.
    	XOR	R0, R0
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Aug 22 02:48:11 UTC 2023
    - 15.3K bytes
    - Viewed (0)
  8. src/cmd/link/internal/ppc64/asm.go

    			stub.SetUint32(ctxt.Arch, stub.Size()-8, OP_ADDIS_R12_R2) // addis r12,r2,targ@toc@ha
    			stub.SetUint32(ctxt.Arch, stub.Size()-4, OP_ADDI_R12_R12) // addi  r12,targ@toc@l(r12)
    
    		// A call from PC relative function.
    		case STUB_PCREL:
    			if buildcfg.GOPPC64 >= 10 {
    				// Set up address of targ in r12, PCrel
    				stub.AddSymRef(ctxt.Arch, r.Sym(), r.Add(), objabi.R_ADDRPOWER_PCREL34, 8)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 19 20:54:08 UTC 2024
    - 63.7K bytes
    - Viewed (0)
  9. src/cmd/go/internal/modfetch/codehost/svn.go

    	if err != nil {
    		return nil, vcsErrorf("unexpected response from svn log --xml: %v\n%s", err, out)
    	}
    
    	info := &RevInfo{
    		Name:    strconv.FormatInt(log.Logentry.Revision, 10),
    		Short:   fmt.Sprintf("%012d", log.Logentry.Revision),
    		Time:    t.UTC(),
    		Version: rev,
    	}
    	return info, nil
    }
    
    func svnReadZip(ctx context.Context, dst io.Writer, workDir, rev, subdir, remote string) (err error) {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 19 02:47:12 UTC 2023
    - 4.5K bytes
    - Viewed (0)
  10. src/runtime/libfuzzer_arm64.s

    	MOVD	g_m(g), R10
    
    	// Switch to g0 stack.
    	MOVD	RSP, R19	// callee-saved, preserved across the CALL
    	MOVD	m_g0(R10), R11
    	CMP	R11, g
    	BEQ	call	// already on g0
    	MOVD	(g_sched+gobuf_sp)(R11), R12
    	MOVD	R12, RSP
    call:
    	// Load address of the ret sled into the default register for the return
    	// address.
    	ADR	ret_sled, R30
    	// Clear the lowest 2 bits of fakePC. All ARM64 instructions are four
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Jun 07 14:47:46 UTC 2022
    - 3.2K bytes
    - Viewed (0)
Back to top