- Sort Score
- Result 10 results
- Languages All
Results 21 - 30 of 186 for qsub (0.08 sec)
-
src/cmd/compile/internal/ssa/rewriteARM64.go
v.reset(OpARM64MADDW) v.AddArg3(a, x, y) return true } // match: (SUB x x) // result: (MOVDconst [0]) for { x := v_0 if x != v_1 { break } v.reset(OpARM64MOVDconst) v.AuxInt = int64ToAuxInt(0) return true } // match: (SUB x (SUB y z)) // result: (SUB (ADD <v.Type> x z) y) for { x := v_0 if v_1.Op != OpARM64SUB { break
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 608.6K bytes - Viewed (0) -
src/cmd/vendor/rsc.io/markdown/entity.go
"℗": "\u2117", "↵": "\u21b5", "✗": "\u2717", "𝒸": "\U0001d4b8", "⫏": "\u2acf", "⫑": "\u2ad1", "⫐": "\u2ad0", "⫒": "\u2ad2",
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Jan 24 13:01:26 UTC 2024 - 101K bytes - Viewed (0) -
src/cmd/compile/internal/typecheck/typecheck.go
return n } switch n.AsOp { case ir.OLSH, ir.ORSH: n.X, n.Y, _ = tcShift(n, n.X, n.Y) case ir.OADD, ir.OAND, ir.OANDNOT, ir.ODIV, ir.OMOD, ir.OMUL, ir.OOR, ir.OSUB, ir.OXOR: n.X, n.Y, _ = tcArith(n, n.AsOp, n.X, n.Y) default: base.Fatalf("invalid assign op: %v", n.AsOp) } return n // logical operators case ir.OANDAND, ir.OOROR:
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Mar 20 19:08:34 UTC 2024 - 30.5K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/asm7.go
switch op { case AANDW, AORRW, AEORW, AANDSW, ATSTW, ABICW, AEONW, AORNW, ABICSW: return true } return false } func isADDop(op obj.As) bool { switch op { case AADD, AADDS, ASUB, ASUBS, ACMN, ACMP: return true } return false } func isADDWop(op obj.As) bool { switch op { case AADDW, AADDSW, ASUBW, ASUBSW, ACMNW, ACMPW: return true } return false
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 201.1K bytes - Viewed (0) -
src/cmd/internal/obj/s390x/asmz.go
{i: 22, as: AADD, a1: C_LCON, a6: C_REG}, {i: 12, as: AADD, a1: C_LOREG, a6: C_REG}, {i: 12, as: AADD, a1: C_LAUTO, a6: C_REG}, {i: 21, as: ASUB, a1: C_LCON, a2: C_REG, a6: C_REG}, {i: 21, as: ASUB, a1: C_LCON, a6: C_REG}, {i: 12, as: ASUB, a1: C_LOREG, a6: C_REG}, {i: 12, as: ASUB, a1: C_LAUTO, a6: C_REG}, {i: 4, as: AMULHD, a1: C_REG, a6: C_REG}, {i: 4, as: AMULHD, a1: C_REG, a2: C_REG, a6: C_REG},
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 16 17:46:09 UTC 2024 - 176.7K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/a.out.go
ASMULL ASTLR ASTLRB ASTLRH ASTLRW ASTLXP ASTLXPW ASTLXR ASTLXRB ASTLXRH ASTLXRW ASTP ASTPW ASTXP ASTXPW ASTXR ASTXRB ASTXRH ASTXRW ASUB ASUBS ASUBSW ASUBW ASVC ASWPAB ASWPAD ASWPAH ASWPALB ASWPALD ASWPALH ASWPALW ASWPAW ASWPB ASWPD ASWPH ASWPLB ASWPLD ASWPLH ASWPLW
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Oct 18 17:56:30 UTC 2023 - 18.1K bytes - Viewed (0) -
src/cmd/internal/obj/arm/asm5.go
var as2 obj.As switch p.As { case AADD: as2 = ASUB // ADD -> ADD/SUB pair case ASUB: as2 = AADD // SUB -> SUB/ADD pair case ARSB: as2 = ASUB // RSB -> RSB/SUB pair case AADC: as2 = ASUB // ADC -> ADC/SUB pair case ASBC: as2 = AADD // SBC -> SBC/ADD pair case ARSC: as2 = ASUB // RSC -> RSC/SUB pair default: c.ctxt.Diag("unknown second op for %v", p)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 79.4K bytes - Viewed (0) -
src/cmd/internal/obj/ppc64/asm9.go
opset(ASRAWCC, r0) case AEXTSWSLI: opset(AEXTSWSLICC, r0) case ASRAD: /* sraw Rb,Rs,Ra; srawi sh,Rs,Ra */ opset(ASRADCC, r0) case ASUB: /* SUB Ra,Rb,Rd => subf Rd,ra,rb */ opset(ASUB, r0) opset(ASUBCC, r0) opset(ASUBV, r0) opset(ASUBVCC, r0) opset(ASUBCCC, r0) opset(ASUBCV, r0) opset(ASUBCVCC, r0) opset(ASUBE, r0)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 13:55:28 UTC 2024 - 156.1K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/doc.go
Examples: MOVD R29, 384(R19) <=> str x29, [x19,#384] MOVB.P R30, 30(R4) <=> strb w30, [x4],#30 STLRH R21, (R19) <=> stlrh w21, [x19] (2) MADD, MADDW, MSUB, MSUBW, SMADDL, SMSUBL, UMADDL, UMSUBL <Rm>, <Ra>, <Rn>, <Rd> Examples: MADD R2, R30, R22, R6 <=> madd x6, x22, x2, x30 SMSUBL R10, R3, R17, R27 <=> smsubl x27, w17, w10, x3
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Aug 07 00:21:42 UTC 2023 - 9.6K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/x86/x86asm/intel.go
case FST, FSTP, FISTTP, FIST, FISTP, FBSTP: if len(args) == 1 { args = append(args, "st0") } case FLD, FXCH, FCOM, FCOMP, FIADD, FIMUL, FICOM, FICOMP, FISUBR, FIDIV, FUCOM, FUCOMP, FILD, FBLD, FADD, FMUL, FSUB, FSUBR, FISUB, FDIV, FDIVR, FIDIVR: if len(args) == 1 { args = []string{"st0", args[0]} } case MASKMOVDQU, MASKMOVQ, XLATB, OUTSB, OUTSW, OUTSD: FixSegment:
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Nov 29 22:23:32 UTC 2017 - 11.7K bytes - Viewed (0)