- Sort Score
- Result 10 results
- Languages All
Results 61 - 65 of 65 for R27 (0.02 sec)
-
src/runtime/asm_mips64x.s
MOVV R19, 152(R29) // R20 already saved // R21 already saved. MOVV R22, 160(R29) // R23 is tmp register. MOVV R24, 168(R29) MOVV R25, 176(R29) // R26 is reserved by kernel. // R27 is reserved by kernel. // R28 is REGSB (not modified by Go code). // R29 is SP. // R30 is g. // R31 is LR, which was saved by the prologue. CALL runtime·wbBufFlush(SB) MOVV 8(R29), R20
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Nov 06 19:45:59 UTC 2023 - 24.3K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/ARM64Ops.go
// Upper bytes are junk. // - *const instructions may use a constant larger than the instruction can encode. // In this case the assembler expands to multiple instructions and uses tmp // register (R27). // - All 32-bit Ops will zero the upper 32 bits of the destination register. // Suffixes encode the bit width of various instructions. // D (double word) = 64 bit // W (word) = 32 bit // H (half word) = 16 bit
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 58.8K bytes - Viewed (0) -
src/runtime/asm_mipsx.s
MOVW R19, 76(R29) MOVW R20, 80(R29) // R21 already saved // R22 already saved. MOVW R22, 84(R29) // R23 is tmp register. MOVW R24, 88(R29) MOVW R25, 92(R29) // R26 is reserved by kernel. // R27 is reserved by kernel. MOVW R28, 96(R29) // R29 is SP. // R30 is g. // R31 is LR, which was saved by the prologue. CALL runtime·wbBufFlush(SB) MOVW 4(R29), R20 MOVW 8(R29), R21
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 06 11:46:29 UTC 2024 - 26.3K bytes - Viewed (0) -
doc/asm.html
</li> </ul> <h3 id="arm64">ARM64</h3> <p> <code>R18</code> is the "platform register", reserved on the Apple platform. To prevent accidental misuse, the register is named <code>R18_PLATFORM</code>. <code>R27</code> and <code>R28</code> are reserved by the compiler and linker. <code>R29</code> is the frame pointer. <code>R30</code> is the link register. </p> <p>
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Nov 28 19:15:27 UTC 2023 - 36.3K bytes - Viewed (1) -
src/cmd/compile/internal/ssa/_gen/ARM64.rules
&& s > 64 && s <= 16*64 && s%16 == 0 && !config.noDuffDevice && logLargeCopy(v, s) => (DUFFCOPY [8 * (64 - s/16)] dst src mem) // 8 is the number of bytes to encode: // // LDP.P 16(R16), (R26, R27) // STP.P (R26, R27), 16(R17) // // 64 is number of these blocks. See runtime/duff_arm64.s:duffcopy // large move uses a loop (Move [s] dst src mem) && s%16 == 0 && (s > 16*64 || config.noDuffDevice)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 113.1K bytes - Viewed (0)