- Sort Score
- Result 10 results
- Languages All
Results 21 - 30 of 103 for O2 (0.02 sec)
-
testing/internal-testing/src/main/groovy/org/gradle/integtests/fixtures/FixSpockJUnitRulesOrderExtension.groovy
interceptor.ruleFields.sort(new Comparator<FieldInfo>() { @Override int compare(FieldInfo o1, FieldInfo o2) { def o1Class = o1.reflection.declaringClass def o2Class = o2.reflection.declaringClass if (o1Class != o2Class) { if (o1Class.isAssignableFrom(o2Class)) {
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Thu Apr 04 07:21:38 UTC 2024 - 2.3K bytes - Viewed (0) -
subprojects/diagnostics/src/main/java/org/gradle/configuration/TaskDetails.java
*/ @NonNullApi class TaskDetails { final static Comparator<TaskDetails> DEFAULT_COMPARATOR = (o1, o2) -> { // tasks in higher-up projects first int depthCompare = o1.getProjectDepth() - o2.getProjectDepth(); if (depthCompare != 0) { return depthCompare; } return o1.getPath().compareTo(o2.getPath()); }; /**
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Tue Apr 11 10:07:07 UTC 2023 - 4.8K bytes - Viewed (0) -
platforms/native/platform-native/src/test/groovy/org/gradle/nativeplatform/toolchain/internal/msvcpp/VisualCppCompilerArgsTransformerTest.groovy
def args = transformer.transform(spec) args.containsAll(expected) where: debug | optimize | expected true | false | ["/Zi"] false | true | ["/O2"] true | true | ["/Zi", "/O2"] } def "transforms system header and include args correctly"() { def spec = Stub(NativeCompileSpec) def includes = [ new File("/foo"), new File("/bar") ]
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Thu Nov 16 20:20:03 UTC 2023 - 2.7K bytes - Viewed (0) -
tensorflow/compiler/mlir/tfr/python/op_reg_gen_test.py
def _composite_no_op(): pass @Composite( 'TestCompositeOp', inputs=['x: T', 'y: T'], attrs=['act: {"", "relu"}', 'trans: bool = true'], derived_attrs=['T: numbertype'], outputs=['o1: T', 'o2: T']) def _composite_op(x, y, act, trans): return x + act, y + trans class TFRGenTensorTest(test.TestCase): """MLIR Generation Tests for MLIR TFR Program.""" def test_op_reg_gen(self):
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue Sep 28 21:37:05 UTC 2021 - 2.5K bytes - Viewed (0) -
platforms/ide/ide-native/src/main/java/org/gradle/ide/xcode/internal/xcodeproj/XCConfigurationList.java
Collections.sort(buildConfigurations, new Comparator<XCBuildConfiguration>() { @Override public int compare(XCBuildConfiguration o1, XCBuildConfiguration o2) { return o1.getName().compareTo(o2.getName()); } }); s.addField("buildConfigurations", buildConfigurations); if (defaultConfigurationName.isPresent()) {
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Mon Dec 11 13:37:56 UTC 2023 - 2.8K bytes - Viewed (0) -
platforms/software/dependency-management/src/main/java/org/gradle/api/internal/artifacts/ivyservice/resolveengine/graph/conflicts/UpgradeCapabilityResolver.java
if (capabilityVersions.size() > 1) { Set<Capability> sorted = Sets.newTreeSet((o1, o2) -> { VersionNumber v1 = VersionNumber.parse(o1.getVersion()); VersionNumber v2 = VersionNumber.parse(o2.getVersion()); return v2.compareTo(v1); }); sorted.addAll(capabilityVersions); boolean first = true;
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Tue Oct 10 21:10:11 UTC 2023 - 2.4K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/generic.rules
(EqPtr (OffPtr [o1] (Addr {x} _)) (OffPtr [o2] (Addr {y} _))) => (ConstBool [x == y && o1 == o2]) (NeqPtr (Addr {x} _) (Addr {y} _)) => (ConstBool [x != y]) (NeqPtr (Addr {x} _) (OffPtr [o] (Addr {y} _))) => (ConstBool [x != y || o != 0]) (NeqPtr (OffPtr [o1] (Addr {x} _)) (OffPtr [o2] (Addr {y} _))) => (ConstBool [x != y || o1 != o2]) (EqPtr (LocalAddr {x} _ _) (LocalAddr {y} _ _)) => (ConstBool [x == y])
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 16 22:21:05 UTC 2024 - 135.3K bytes - Viewed (0) -
src/main/java/org/codelibs/fess/util/DocMap.java
Registered: Wed Jun 12 13:08:18 UTC 2024 - Last Modified: Thu Feb 22 01:37:57 UTC 2024 - 2.8K bytes - Viewed (0) -
src/cmd/internal/obj/loong64/asm.go
v := c.regoff(&p.From) o1 = OP_IR(c.opir(ALU12IW), uint32(v>>12), uint32(p.To.Reg)) o2 = OP_12IRR(c.opirr(AOR), uint32(v), uint32(p.To.Reg), uint32(p.To.Reg)) case 23: // add $lcon,r1,r2 v := c.regoff(&p.From) o1 = OP_IR(c.opir(ALU12IW), uint32(v>>12), uint32(REGTMP)) o2 = OP_12IRR(c.opirr(AOR), uint32(v), uint32(REGTMP), uint32(REGTMP)) r := int(p.Reg) if r == 0 {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 02:04:54 UTC 2024 - 61.8K bytes - Viewed (0) -
src/debug/dwarf/testdata/rnglistx.c
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Mar 17 00:54:09 UTC 2021 - 268 bytes - Viewed (0)