- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 62 for regoff (0.19 sec)
-
src/cmd/internal/obj/mips/asm0.go
case 56: /* vmov{b,h,w,d} $scon, wr */ v := c.regoff(&p.From) o1 = OP_VI10(110, c.twobitdf(p.As), v, uint32(p.To.Reg), 7) case 57: /* vld $soreg, wr */ v := c.lsoffset(p.As, c.regoff(&p.From)) o1 = OP_VMI10(v, uint32(p.From.Reg), uint32(p.To.Reg), 8, c.twobitdf(p.As)) case 58: /* vst wr, $soreg */ v := c.lsoffset(p.As, c.regoff(&p.To))
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 16 17:46:09 UTC 2024 - 53.6K bytes - Viewed (0) -
src/cmd/internal/obj/ppc64/asm9.go
r := int(c.regoff(&p.From) & 31) v := c.regoff(&p.To) o1 = AOP_IRR(c.opirr(p.As), uint32(r), uint32(p.Reg), uint32(v)) case 62: /* clrlslwi $sh,s,$mask,a */ v := c.regoff(&p.From) n := c.regoff(p.GetFrom3()) // This is an extended mnemonic described in the ISA C.8.2 // clrlslwi ra,rs,b,n -> rlwinm ra,rs,n,b-n,31-n // It maps onto rlwinm which is directly generated here.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 13:55:28 UTC 2024 - 156.1K bytes - Viewed (0) -
src/cmd/internal/obj/loong64/asm.go
} out[0] = o1 out[1] = o2 out[2] = o3 out[3] = o4 out[4] = o5 } func (c *ctxt0) vregoff(a *obj.Addr) int64 { c.instoffset = 0 c.aclass(a) return c.instoffset } func (c *ctxt0) regoff(a *obj.Addr) int32 { return int32(c.vregoff(a)) } func (c *ctxt0) oprrr(a obj.As) uint32 { switch a { case AADD: return 0x20 << 15 case AADDU:
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 02:04:54 UTC 2024 - 61.8K bytes - Viewed (0) -
src/cmd/internal/obj/mips/obj0.go
addrOff = 4 // swap load/save order } if p.From.Type == obj.TYPE_MEM { reg := REG_F0 + (p.To.Reg-REG_F0)&^1 p.To.Reg = reg q.To.Reg = reg + 1 p.From.Offset += addrOff q.From.Offset += 4 - addrOff } else if p.To.Type == obj.TYPE_MEM { reg := REG_F0 + (p.From.Reg-REG_F0)&^1 p.From.Reg = reg q.From.Reg = reg + 1 p.To.Offset += addrOff q.To.Offset += 4 - addrOff
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Apr 21 19:28:53 UTC 2023 - 30.6K bytes - Viewed (0) -
src/cmd/internal/obj/s390x/asmz.go
op, m3, _ := vop(p.As) i2 := uint32(c.vregoff(&p.From)) if p.GetFrom3() != nil { m3 = uint32(c.vregoff(&p.From)) i2 = uint32(c.vregoff(p.GetFrom3())) } switch p.As { case AVZERO: i2 = 0 case AVONE: i2 = 0xffff } zVRIa(op, uint32(p.To.Reg), i2, m3, asm) case 110: op, m4, _ := vop(p.As) i2 := uint32(c.vregoff(&p.From))
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 16 17:46:09 UTC 2024 - 176.7K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/asm7.go
return roff(rm, 2, 2) } else { return roff(rm, 2, 6) } } else { return roff(rm, 2, num) } case REG_UXTX <= r && r < REG_SXTB: return roff(rm, 3, num) case REG_SXTB <= r && r < REG_SXTH: return roff(rm, 4, num) case REG_SXTH <= r && r < REG_SXTW: return roff(rm, 5, num) case REG_SXTW <= r && r < REG_SXTX:
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 201.1K bytes - Viewed (0) -
src/cmd/internal/obj/arm/asm5.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 79.4K bytes - Viewed (0) -
src/cmd/internal/obj/loong64/a.out.go
REG_R19 REG_R20 REG_R21 REG_R22 REG_R23 REG_R24 REG_R25 REG_R26 REG_R27 REG_R28 REG_R29 REG_R30 REG_R31 REG_F0 // must be a multiple of 32 REG_F1 REG_F2 REG_F3 REG_F4 REG_F5 REG_F6 REG_F7 REG_F8 REG_F9 REG_F10 REG_F11 REG_F12 REG_F13 REG_F14 REG_F15 REG_F16 REG_F17 REG_F18 REG_F19 REG_F20 REG_F21 REG_F22
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 02:04:54 UTC 2024 - 5.7K bytes - Viewed (0) -
src/cmd/internal/obj/arm/a.out.go
REG_R2 REG_R3 REG_R4 REG_R5 REG_R6 REG_R7 REG_R8 REG_R9 REG_R10 REG_R11 REG_R12 REG_R13 REG_R14 REG_R15 REG_F0 // must be 16-aligned REG_F1 REG_F2 REG_F3 REG_F4 REG_F5 REG_F6 REG_F7 REG_F8 REG_F9 REG_F10 REG_F11 REG_F12 REG_F13 REG_F14 REG_F15 REG_FPSR // must be 2-aligned REG_FPCR REG_CPSR // must be 2-aligned
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Apr 05 16:22:12 UTC 2021 - 7K bytes - Viewed (0) -
src/cmd/internal/obj/mips/a.out.go
REG_R19 REG_R20 REG_R21 REG_R22 REG_R23 REG_R24 REG_R25 REG_R26 REG_R27 REG_R28 REG_R29 REG_R30 REG_R31 REG_F0 // must be a multiple of 32 REG_F1 REG_F2 REG_F3 REG_F4 REG_F5 REG_F6 REG_F7 REG_F8 REG_F9 REG_F10 REG_F11 REG_F12 REG_F13 REG_F14 REG_F15 REG_F16 REG_F17 REG_F18 REG_F19 REG_F20 REG_F21 REG_F22
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Aug 08 12:17:12 UTC 2023 - 7.6K bytes - Viewed (0)