Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 71 for sval16 (0.13 sec)

  1. test/inline_sync.go

    )
    
    var mutex *sync.Mutex
    
    func small5() { // ERROR "can inline small5"
    	// the Unlock fast path should be inlined
    	mutex.Unlock() // ERROR "inlining call to sync\.\(\*Mutex\)\.Unlock"
    }
    
    func small6() { // ERROR "can inline small6"
    	// the Lock fast path should be inlined
    	mutex.Lock() // ERROR "inlining call to sync\.\(\*Mutex\)\.Lock"
    }
    
    var once *sync.Once
    
    func small7() { // ERROR "can inline small7"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 06 21:01:50 UTC 2023
    - 1.6K bytes
    - Viewed (0)
  2. docs/bucket/replication/setup_ilm_expiry_replication.sh

    	echo "BUG: Transition rule on sitea seems to be overwritten"
    	exit 1
    fi
    
    ## Check replication of edit of prefix, tags and status of ILM Expiry Rules
    ./mc ilm rule edit --id "${id}" --prefix "newprefix" --tags "ntag1=nval1&ntag2=nval2" --disable sitea/bucket
    sleep 30s
    
    nprefix=$(./mc ilm rule list siteb/bucket --json | jq '.config.Rules[0].Filter.And.Prefix' | sed 's/"//g')
    Registered: Sun Jun 16 00:44:34 UTC 2024
    - Last Modified: Sat May 18 18:19:01 UTC 2024
    - 12.8K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/rewrite386splitload.go

    	typ := &b.Func.Config.Types
    	// match: (CMPWconstload {sym} [vo] ptr mem)
    	// result: (CMPWconst (MOVWload {sym} [vo.Off()] ptr mem) [vo.Val16()])
    	for {
    		vo := auxIntToValAndOff(v.AuxInt)
    		sym := auxToSym(v.Aux)
    		ptr := v_0
    		mem := v_1
    		v.reset(Op386CMPWconst)
    		v.AuxInt = int16ToAuxInt(vo.Val16())
    		v0 := b.NewValue0(v.Pos, Op386MOVWload, typ.UInt16)
    		v0.AuxInt = int32ToAuxInt(vo.Off())
    		v0.Aux = symToAux(sym)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Jan 19 22:42:34 UTC 2023
    - 4K bytes
    - Viewed (0)
  4. tensorflow/compiler/mlir/lite/experimental/tac/tests/device-transform-gpu.mlir

    // CHECK:           %[[VAL_5:.*]] = "tfl.reshape"(%[[VAL_0]], %[[VAL_2]]) : (tensor<1xf32>, tensor<4xi32>) -> tensor<1x1x1x1xf32>
    // CHECK:           %[[VAL_6:.*]] = "tfl.reshape"(%[[VAL_1]], %[[VAL_2]]) : (tensor<1xf32>, tensor<4xi32>) -> tensor<1x1x1x1xf32>
    // CHECK:           %[[VAL_7:.*]] = "tfl.concatenation"(%[[VAL_5]], %[[VAL_6]]) <{axis = 3 : i32, fused_activation_function = "NONE"}> : (tensor<1x1x1x1xf32>, tensor<1x1x1x1xf32>) -> tensor<1x1x1x2xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 15.6K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/rewriteAMD64splitload.go

    	// cond: vo.Val() != 0
    	// result: (CMPWconst (MOVWload {sym} [vo.Off()] ptr mem) [vo.Val16()])
    	for {
    		vo := auxIntToValAndOff(v.AuxInt)
    		sym := auxToSym(v.Aux)
    		ptr := v_0
    		mem := v_1
    		if !(vo.Val() != 0) {
    			break
    		}
    		v.reset(OpAMD64CMPWconst)
    		v.AuxInt = int16ToAuxInt(vo.Val16())
    		v0 := b.NewValue0(v.Pos, OpAMD64MOVWload, typ.UInt16)
    		v0.AuxInt = int32ToAuxInt(vo.Off())
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Jan 19 22:42:34 UTC 2023
    - 21.4K bytes
    - Viewed (0)
  6. staging/src/k8s.io/apiextensions-apiserver/pkg/apis/apiextensions/v1/marshal_test.go

    		result string
    	}{
    		{JSONSchemaPropsOrBoolHolder{}, `{"val1":false}`},
    
    		{JSONSchemaPropsOrBoolHolder{JSPoB: JSONSchemaPropsOrBool{Schema: &JSONSchemaProps{}}}, `{"val1":{}}`},
    		{JSONSchemaPropsOrBoolHolder{JSPoB: JSONSchemaPropsOrBool{Schema: &JSONSchemaProps{Type: "string"}}}, `{"val1":{"type":"string"}}`},
    		{JSONSchemaPropsOrBoolHolder{JSPoB: JSONSchemaPropsOrBool{}}, `{"val1":false}`},
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Thu Aug 15 16:26:13 UTC 2019
    - 7.1K bytes
    - Viewed (0)
  7. operator/pkg/tpath/tree_test.go

    			path:  "a.b.c",
    			value: "val1",
    			want: `
    a:
      b:
        c: val1
    `,
    		},
    		{
    			desc:     "overwrite",
    			baseYAML: testTreeYAML,
    			path:     "a.b.c",
    			value:    "val2",
    			want: `
    a:
      b:
        c: val2
        list1:
        - i1: val1
        - i2: val2
        - i3a: key1
          i3b:
            list2:
            - i1: val1
            - i2: val2
            - i3a: key1
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Mon Jul 25 19:30:47 UTC 2022
    - 15.6K bytes
    - Viewed (0)
  8. src/slices/sort_test.go

    			}
    		})
    	}
    
    	svals := []S{
    		{1, "a"},
    		{2, "a"},
    		{1, "b"},
    		{2, "b"},
    	}
    
    	gotMin := MinFunc(svals, cmpS)
    	wantMin := S{1, "a"}
    	if gotMin != wantMin {
    		t.Errorf("MinFunc(%v) = %v, want %v", svals, gotMin, wantMin)
    	}
    
    	gotMax := MaxFunc(svals, cmpS)
    	wantMax := S{2, "a"}
    	if gotMax != wantMax {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 09 19:20:55 UTC 2024
    - 9.5K bytes
    - Viewed (0)
  9. tensorflow/compiler/mlir/lite/tests/end2end/unroll_batch_matmul.pbtxt

    # CHECK-DAG:       %[[VAL_2:.*]] = arith.constant dense<[1, 0]> : tensor<2xi32>
    # CHECK-DAG:       %[[VAL_3:.*]] = "tfl.no_value"() <{value}> : () -> none
    # CHECK-DAG:       %[[VAL_6:.*]] = arith.constant dense<0> : tensor<i32>
    # CHECK:           %[[VAL_7:.*]]:2 = "tfl.split"(%[[VAL_6]], %[[VAL_0]]) <{num_splits = 2 : i32}> : (tensor<i32>, tensor<2x5x3xf32>) -> (tensor<1x5x3xf32>, tensor<1x5x3xf32>)
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 2.6K bytes
    - Viewed (0)
  10. tensorflow/compiler/mlir/lite/stablehlo/tests/legalize_hlo.mlir

    // CHECK:           %[[VAL_15:.*]] = "tf.Div"(%[[VAL_13]], %[[VAL_14]]) : (tensor<2x3xi32>, tensor<3xi32>) -> tensor<2x3xi32>
    // CHECK:           %[[VAL_16:.*]] = "tf.Select"(%[[VAL_6]], %[[VAL_7]], %[[VAL_15]]) : (tensor<2x3xi1>, tensor<2x3xi32>, tensor<2x3xi32>) -> tensor<2x3xi32>
    // CHECK:           return %[[VAL_16]] : tensor<2x3xi32>
    // CHECK:         }
    func.func @floordiv_broadcast_i32(%arg0: tensor<2x3xi32>, %arg1: tensor<3xi32>) -> tensor<2x3xi32> {
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed May 29 07:26:59 UTC 2024
    - 340.2K bytes
    - Viewed (0)
Back to top