Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 30 for MOVWstore (0.27 sec)

  1. src/cmd/compile/internal/ssa/rewriteMIPS64.go

    		v1.AddArg3(dst, v2, v3)
    		v.AddArg3(dst, v0, v1)
    		return true
    	}
    	// match: (Move [12] {t} dst src mem)
    	// cond: t.Alignment()%4 == 0
    	// result: (MOVWstore [8] dst (MOVWload [8] src mem) (MOVWstore [4] dst (MOVWload [4] src mem) (MOVWstore dst (MOVWload src mem) mem)))
    	for {
    		if auxIntToInt64(v.AuxInt) != 12 {
    			break
    		}
    		t := auxToType(v.Aux)
    		dst := v_0
    		src := v_1
    		mem := v_2
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 31 03:59:48 UTC 2023
    - 211.6K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/PPC64.rules

                    (MOVWstore dst (MOVWZload src mem) mem))
    (Move [6] dst src mem) =>
            (MOVHstore [4] dst (MOVHZload [4] src mem)
                    (MOVWstore dst (MOVWZload src mem) mem))
    (Move [7] dst src mem) =>
            (MOVBstore [6] dst (MOVBZload [6] src mem)
                    (MOVHstore [4] dst (MOVHZload [4] src mem)
                            (MOVWstore dst (MOVWZload src mem) mem)))
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/rewriteRISCV64.go

    		v1.AddArg3(dst, v2, v3)
    		v.AddArg3(dst, v0, v1)
    		return true
    	}
    	// match: (Move [12] {t} dst src mem)
    	// cond: t.Alignment()%4 == 0
    	// result: (MOVWstore [8] dst (MOVWload [8] src mem) (MOVWstore [4] dst (MOVWload [4] src mem) (MOVWstore dst (MOVWload src mem) mem)))
    	for {
    		if auxIntToInt64(v.AuxInt) != 12 {
    			break
    		}
    		t := auxToType(v.Aux)
    		dst := v_0
    		src := v_1
    		mem := v_2
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 205.1K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/rewrite386.go

    }
    func rewriteValue386_Op386MOVWstore(v *Value) bool {
    	v_2 := v.Args[2]
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	config := b.Func.Config
    	// match: (MOVWstore [off] {sym} ptr (MOVWLSX x) mem)
    	// result: (MOVWstore [off] {sym} ptr x mem)
    	for {
    		off := auxIntToInt32(v.AuxInt)
    		sym := auxToSym(v.Aux)
    		ptr := v_0
    		if v_1.Op != Op386MOVWLSX {
    			break
    		}
    		x := v_1.Args[0]
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 21 21:05:46 UTC 2023
    - 262.4K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/rewriteS390X.go

    		return true
    	}
    	return false
    }
    func rewriteValueS390X_OpS390XMOVWstore(v *Value) bool {
    	v_2 := v.Args[2]
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	// match: (MOVWstore [off] {sym} ptr (MOVWreg x) mem)
    	// result: (MOVWstore [off] {sym} ptr x mem)
    	for {
    		off := auxIntToInt32(v.AuxInt)
    		sym := auxToSym(v.Aux)
    		ptr := v_0
    		if v_1.Op != OpS390XMOVWreg {
    			break
    		}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 395.1K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/rewritePPC64.go

    	v_2 := v.Args[2]
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	// match: (MOVWstore [off1] {sym} (ADDconst [off2] x) val mem)
    	// cond: (is16Bit(int64(off1)+off2) || (supportsPPC64PCRel() && is32Bit(int64(off1)+off2)))
    	// result: (MOVWstore [off1+int32(off2)] {sym} x val mem)
    	for {
    		off1 := auxIntToInt32(v.AuxInt)
    		sym := auxToSym(v.Aux)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 360.2K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/rewriteARM64.go

    		v.AuxInt = int32ToAuxInt(off)
    		v.Aux = symToAux(sym)
    		v.AddArg3(ptr, val, mem)
    		return true
    	}
    	// match: (MOVWstore [off1] {sym} (ADDconst [off2] ptr) val mem)
    	// cond: is32Bit(int64(off1)+off2) && (ptr.Op != OpSB || !config.ctxt.Flag_dynlink)
    	// result: (MOVWstore [off1+int32(off2)] {sym} ptr val mem)
    	for {
    		off1 := auxIntToInt32(v.AuxInt)
    		sym := auxToSym(v.Aux)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 608.6K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/MIPSOps.go

    		{name: "MOVHstore", argLength: 3, reg: gpstore, aux: "SymOff", asm: "MOVH", typ: "Mem", faultOnNilArg0: true, symEffect: "Write"}, // store 2 bytes of arg1 to arg0 + auxInt + aux.  arg2=mem.
    		{name: "MOVWstore", argLength: 3, reg: gpstore, aux: "SymOff", asm: "MOVW", typ: "Mem", faultOnNilArg0: true, symEffect: "Write"}, // store 4 bytes of arg1 to arg0 + auxInt + aux.  arg2=mem.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 24K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/rewriteARM.go

    		return true
    	}
    	return false
    }
    func rewriteValueARM_OpARMMOVWstore(v *Value) bool {
    	v_2 := v.Args[2]
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	// match: (MOVWstore [off1] {sym} (ADDconst [off2] ptr) val mem)
    	// result: (MOVWstore [off1+off2] {sym} ptr val mem)
    	for {
    		off1 := auxIntToInt32(v.AuxInt)
    		sym := auxToSym(v.Aux)
    		if v_0.Op != OpARMADDconst {
    			break
    		}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 20 17:19:36 UTC 2023
    - 486.8K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/_gen/LOONG64Ops.go

    		{name: "MOVHstore", argLength: 3, reg: gpstore, aux: "SymOff", asm: "MOVH", typ: "Mem", faultOnNilArg0: true, symEffect: "Write"}, // store 2 bytes of arg1 to arg0 + auxInt + aux.  arg2=mem.
    		{name: "MOVWstore", argLength: 3, reg: gpstore, aux: "SymOff", asm: "MOVW", typ: "Mem", faultOnNilArg0: true, symEffect: "Write"}, // store 4 bytes of arg1 to arg0 + auxInt + aux.  arg2=mem.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:04:19 UTC 2023
    - 25.2K bytes
    - Viewed (0)
Back to top