Search Options

Results per page
Sort
Preferred Languages
Advance

Results 11 - 20 of 30 for lessEqual (0.3 sec)

  1. src/cmd/compile/internal/ssa/rewritePPC64.go

    }
    func rewriteValuePPC64_OpPPC64LessEqual(v *Value) bool {
    	v_0 := v.Args[0]
    	// match: (LessEqual (FlagEQ))
    	// result: (MOVDconst [1])
    	for {
    		if v_0.Op != OpPPC64FlagEQ {
    			break
    		}
    		v.reset(OpPPC64MOVDconst)
    		v.AuxInt = int64ToAuxInt(1)
    		return true
    	}
    	// match: (LessEqual (FlagLT))
    	// result: (MOVDconst [1])
    	for {
    		if v_0.Op != OpPPC64FlagLT {
    			break
    		}
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 360.2K bytes
    - Viewed (0)
  2. tensorflow/compiler/mlir/lite/tests/fuse-tftext.mlir

      %44 = "tf.Sub"(%42, %43) {device = ""} : (tensor<?xi64>, tensor<?xi64>) -> tensor<?xi64>
      %45 = "tf.LessEqual"(%10, %44) {device = ""} : (tensor<i64>, tensor<?xi64>) -> tensor<?xi1>
      %46 = "tf.All"(%45, %15) {device = "", keep_dims = false} : (tensor<?xi1>, tensor<1xi32>) -> tensor<i1>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 460.3K bytes
    - Viewed (0)
  3. src/runtime/mpagealloc.go

    	// that summary. But as soon as we need to iterate beyond that summary
    	// in a level to find a large enough range, we'll stop narrowing.
    	foundFree := func(addr offAddr, size uintptr) {
    		if firstFree.base.lessEqual(addr) && addr.add(size-1).lessEqual(firstFree.bound) {
    			// This range fits within the current firstFree window, so narrow
    			// down the firstFree window to the base and bound of this range.
    			firstFree.base = addr
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 39.2K bytes
    - Viewed (0)
  4. tensorflow/compiler/mlir/tensorflow/tests/lower_tf.mlir

      // Adjust labels to have Nan for out of range labels.
      // CHECK-DAG: %[[ZERO_I32:.*]] = "tf.Const"() <{value = dense<0> : tensor<i32>}> : () -> tensor<i32>
      // CHECK-DAG: %[[IS_NEGATIVE:.*]] = "tf.LessEqual"(%[[ZERO_I32]], %arg1) : (tensor<i32>, tensor<2xi32>) -> tensor<2xi1>
      // CHECK-DAG: %[[IS_LESS:.*]] = "tf.Less"(%arg1, %[[DEPTH]]) : (tensor<2xi32>, tensor<i32>) -> tensor<2xi1>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri Jan 05 18:35:42 UTC 2024
    - 92K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/rewriteARM64.go

    		return true
    	}
    	return false
    }
    func rewriteValueARM64_OpARM64LessEqual(v *Value) bool {
    	v_0 := v.Args[0]
    	b := v.Block
    	// match: (LessEqual (CMPconst [0] z:(AND x y)))
    	// cond: z.Uses == 1
    	// result: (LessEqual (TST x y))
    	for {
    		if v_0.Op != OpARM64CMPconst || auxIntToInt64(v_0.AuxInt) != 0 {
    			break
    		}
    		z := v_0.Args[0]
    		if z.Op != OpARM64AND {
    			break
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 608.6K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/_gen/ARMOps.go

    		{name: "NotEqual", argLength: 1, reg: readflags},      // bool, true flags encode x!=y false otherwise.
    		{name: "LessThan", argLength: 1, reg: readflags},      // bool, true flags encode signed x<y false otherwise.
    		{name: "LessEqual", argLength: 1, reg: readflags},     // bool, true flags encode signed x<=y false otherwise.
    		{name: "GreaterThan", argLength: 1, reg: readflags},   // bool, true flags encode signed x>y false otherwise.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 24 00:21:13 UTC 2023
    - 41K bytes
    - Viewed (0)
  7. tensorflow/compiler/mlir/lite/tests/legalize-tf.mlir

    // we can't catch this error.
    func.func @less_equal(%arg0: tensor<8x16xf32>, %arg1: tensor<8x16xf32>) -> tensor<8x16xi1> {
      %0 = "tf.LessEqual"(%arg0, %arg1) : (tensor<8x16xf32>, tensor<8x16xf32>) -> tensor<8x16xi1>
      func.return %0 : tensor<8x16xi1>
    
    // CHECK-LABEL: less_equal
    // CHECK:  tfl.less_equal(%arg0, %arg1) : (tensor<8x16xf32>, tensor<8x16xf32>) -> tensor<8x16xi1>
    // CHECK:  return
    }
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Jun 05 01:54:33 UTC 2024
    - 153.4K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    		{name: "FLessThan", argLength: 1, reg: crgp},     // bool, true flags encode  x<y false otherwise.
    		{name: "LessEqual", argLength: 1, reg: crgp},     // bool, true flags encode  x<=y false otherwise.
    		{name: "FLessEqual", argLength: 1, reg: crgp},    // bool, true flags encode  x<=y false otherwise; PPC <= === !> which is wrong for NaN
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/_gen/ARM64Ops.go

    		{name: "NotEqual", argLength: 1, reg: readflags},         // bool, true flags encode x!=y false otherwise.
    		{name: "LessThan", argLength: 1, reg: readflags},         // bool, true flags encode signed x<y false otherwise.
    		{name: "LessEqual", argLength: 1, reg: readflags},        // bool, true flags encode signed x<=y false otherwise.
    		{name: "GreaterThan", argLength: 1, reg: readflags},      // bool, true flags encode signed x>y false otherwise.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 58.8K bytes
    - Viewed (0)
  10. tensorflow/compiler/mlir/tensorflow/tests/canonicalize.mlir

      %1 = "tf.LogicalNot"(%0) {device = "/job:localhost/replica:0/task:0/device:GPU:0"} : (tensor<8x16xi1>) -> tensor<8x16xi1>
      func.return %1: tensor<8x16xi1>
    
      // CHECK: %0 = "tf.LessEqual"(%arg0, %arg1) {device = "/job:localhost/replica:0/task:0/device:GPU:0"} : (tensor<8x16xf32>, tensor<8x16xf32>) -> tensor<8x16xi1>
      // CHECK: return %0
    }
    
    // CHECK-LABEL: testLogicalNotOfGreaterEqual
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 09 22:07:10 UTC 2024
    - 132.1K bytes
    - Viewed (0)
Back to top