tranibarlettaandria.it
trapani.it
trento.it
treviso.it
trieste.it
ts.it
turin.it
tv.it
ud.it
udine.it
urbino-pesaro.it
urbinopesaro.it
va.it
varese.it
vb.it
vc.it
ve.it
venezia.it
venice.it
verbania.it
vercelli.it
verona.it
vi.it
vibo-valentia.it
vibovalentia.it
vicenza.it
viterbo.it
vr.it
vs.it
vt.it

S1, h, h; \ VSEL b, c, FUNC, FUNC; \ VADDUWM KI, g, g; \ VADDUWM h, d, d; \ VADDUWM FUNC, S0, S0; \ VADDUWM s0, xj, xj; \ LVX (TBL)(idx), KI; \ VADDUWM S0, h, h; \ VADDUWM s1, xj, xj #ifdef GOARCH_ppc64le #define VPERMLE(va,vb,vc,vt) VPERM va, vb, vc, vt #else #define VPERMLE(va,vb,vc,vt) #endif // func blockPOWER(dig *Digest, p []byte) TEXT ·blockPOWER(SB),0,$0-32 MOVD dig+0(FP), CTX MOVD p_base+8(FP), INP MOVD p_len+16(FP), LEN SRD $6, LEN SLD $6, LEN ADD INP, LEN, END CMP INP, END BEQ end MOVD $·kcon(SB),...