Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 1 of 1 for s5 (0.03 sec)

  1. src/cmd/asm/internal/arch/arch.go

    	register["A5"] = riscv.REG_A5
    	register["A6"] = riscv.REG_A6
    	register["A7"] = riscv.REG_A7
    	register["S2"] = riscv.REG_S2
    	register["S3"] = riscv.REG_S3
    	register["S4"] = riscv.REG_S4
    	register["S5"] = riscv.REG_S5
    	register["S6"] = riscv.REG_S6
    	register["S7"] = riscv.REG_S7
    	register["S8"] = riscv.REG_S8
    	register["S9"] = riscv.REG_S9
    	register["S10"] = riscv.REG_S10
    	// Skip S11 as it is the g register.
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Thu Oct 24 12:32:56 UTC 2024
    - 21.5K bytes
    - Viewed (0)
Back to top