- Sort Score
- Num 10 results
- Language All
Results 1 - 10 of 850 for add1 (0.04 seconds)
The search processing time has exceeded the limit. The displayed results may be partial.
-
tensorflow/c/c_api_function_test.cc
TF_Operation* feed2 = Placeholder(func_graph_, s_, "feed2"); TF_Operation* feed3 = Placeholder(func_graph_, s_, "feed3"); TF_Operation* add1 = Add(feed1, feed2, func_graph_, s_, "add1"); TF_Operation* add2 = Add(add1, feed3, func_graph_, s_, "add2"); Define(1, {add2}, {add1, feed3}, {add2}, {}); // Use, run, and verify TF_Operation* two = ScalarConst(2, host_graph_, s_, "two");
Created: Tue Dec 30 12:39:10 GMT 2025 - Last Modified: Mon Nov 17 00:00:38 GMT 2025 - 63.6K bytes - Click Count (1) -
lib/fips140/v1.0.0-c2097c7c.zip
or equal to the dst size. MOVD dst_len+40(FP), R4 CMP R0, R4 BGT crash MOVD R2, R4 MOVD R2, R6 MOVD R2, R8 MOVD R3, R5 MOVD R3, R7 MOVD R3, R9 ADDW $1, R5 ADDW $2, R7 ADDW $3, R9 incr: CMP R0, $64 BLT tail STMG R2, R9, (R1) ADDW $4, R3 ADDW $4, R5 ADDW $4, R7 ADDW $4, R9 MOVD $64(R1), R1 SUB $64, R0 BR incr tail: CMP R0, $0 BEQ crypt STMG R2, R3, (R1) ADDW $1, R3 MOVD $16(R1), R1 SUB $16, R0 BR tail crypt: STMG R2, R3, (R12) // update next counter value MOVD fn+0(FP), R0 // function code (encryption)...
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Sep 25 19:53:19 GMT 2025 - 642.7K bytes - Click Count (0) -
lib/fips140/v1.1.0-rc1.zip
or equal to the dst size. MOVD dst_len+40(FP), R4 CMP R0, R4 BGT crash MOVD R2, R4 MOVD R2, R6 MOVD R2, R8 MOVD R3, R5 MOVD R3, R7 MOVD R3, R9 ADDW $1, R5 ADDW $2, R7 ADDW $3, R9 incr: CMP R0, $64 BLT tail STMG R2, R9, (R1) ADDW $4, R3 ADDW $4, R5 ADDW $4, R7 ADDW $4, R9 MOVD $64(R1), R1 SUB $64, R0 BR incr tail: CMP R0, $0 BEQ crypt STMG R2, R3, (R1) ADDW $1, R3 MOVD $16(R1), R1 SUB $16, R0 BR tail crypt: STMG R2, R3, (R12) // update next counter value MOVD fn+0(FP), R0 // function code (encryption)...
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Dec 11 16:27:41 GMT 2025 - 663K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/armv6.s
// license that can be found in the LICENSE file. #include "../../../../../runtime/textflag.h" TEXT foo(SB), DUPOK|NOSPLIT, $0 ADDF F0, F1, F2 // 002a31ee ADDD.EQ F3, F4, F5 // 035b340e ADDF.NE F0, F2 // 002a321e ADDD F3, F5 // 035b35ee SUBF F0, F1, F2 // 402a31ee SUBD.EQ F3, F4, F5 // 435b340e SUBF.NE F0, F2 // 402a321e SUBD F3, F5 // 435b35ee
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Wed Oct 23 15:18:14 GMT 2024 - 4.7K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
MOVBZ R1, 4096(R2)(R3) // e31320000172 ADD R1, R2 // b9e81022 ADD R1, R2, R3 // b9e81032 ADD $8192, R1 // a71b2000 ADD $8192, R1, R2 // ec21200000d9 ADD $32768, R1 // c21800008000 ADD $32768, R1, R2 // b9040021c22800008000 ADDC R1, R2 // b9ea1022 ADDC $1, R1, R2 // ec21000100db ADDC $-1, R1, R2 // ec21ffff00db
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Wed Jul 30 19:29:15 GMT 2025 - 22.9K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/mips64.s
// { // outcode(int($1), &$2, 0, &$4); // } ADD R1, R2 // 00411020 ADDU R1, R2 // 00411021 ADDV R1, R2 // 0041102c ADDVU R1, R2 // 0041102d // LADDW imm ',' rreg // { // outcode(int($1), &$2, 0, &$4); // } ADD $4, R1 // 20210004 ADDV $4, R1 // 60210004 ADDU $4, R1 // 24210004 ADDVU $4, R1 // 64210004 ADD $-7193, R24 // 2318e3e7 ADDV $-7193, R24 // 6318e3e7Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Tue Aug 08 12:17:12 GMT 2023 - 12.4K bytes - Click Count (0) -
.github/workflows/add-to-project.yml
name: Add to Project on: pull_request_target: issues: types: - opened - reopened jobs: add-to-project: name: Add to project runs-on: ubuntu-latest steps: - uses: actions/add-to-project@v1.0.2 with: project-url: https://github.com/orgs/fastapi/projects/2Created: Sun Dec 28 07:19:09 GMT 2025 - Last Modified: Tue Aug 13 02:00:25 GMT 2024 - 368 bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/riscv64.s
// 2.4: Integer Computational Instructions ADDI $2047, X5 // 9382f27f ADDI $-2048, X5 // 93820280 ADDI $2048, X5 // 9382024093820240 ADDI $-2049, X5 // 938202c09382f2bf ADDI $4094, X5 // 9382f27f9382f27f ADDI $-4096, X5 // 9382028093820280 ADDI $4095, X5 // b71f00009b8fffffb382f201 ADDI $-4097, X5 // b7ffffff9b8fffffb382f201 ADDI $2047, X5, X6 // 1383f27f ADDI $-2048, X5, X6 // 13830280
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Nov 13 12:17:37 GMT 2025 - 73.7K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/mips.s
// outcode(int($1), &$2, int($4), &$6); // } ADD R1, R2, R3 // LADDW imm ',' sreg ',' rreg // { // outcode(int($1), &$2, int($4), &$6); // } ADD $1, R2, R3 // LADDW rreg ',' rreg // { // outcode(int($1), &$2, 0, &$4); // } ADD R1, R2 // LADDW imm ',' rreg // { // outcode(int($1), &$2, 0, &$4); // } ADD $4, R1 // LMUL rreg ',' rreg // {
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Tue Aug 08 12:17:12 GMT 2023 - 6.7K bytes - Click Count (0) -
src/cmd/asm/internal/asm/testdata/ppc64.s
MOVD $0, R0 // 38000000 ADD $1, R3 // 38630001 ADD $1, R3, R4 // 38830001 ADD $-1, R4 // 3884ffff ADD $-1, R4, R5 // 38a4ffff ADD $65535, R5 // 601fffff7cbf2a14 or 0600000038a5ffff ADD $65535, R5, R6 // 601fffff7cdf2a14 or 0600000038c5ffff ADD $65536, R6 // 3cc60001
Created: Tue Dec 30 11:13:12 GMT 2025 - Last Modified: Thu Nov 21 18:27:17 GMT 2024 - 51.7K bytes - Click Count (0)