Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 2 of 2 for LXVDSX (0.18 sec)

  1. src/cmd/asm/internal/asm/testdata/ppc64.s

    	LXVD2X (R3)(R4), VS1            // 7c241e98
    	LXVD2X (R3)(R0), VS1            // 7c201e98
    	LXVD2X (R3), VS1                // 7c201e98
    	LXVDSX (R3)(R4), VS1            // 7c241a98
    	LXVDSX (R3)(R0), VS1            // 7c201a98
    	LXVDSX (R3), VS1                // 7c201a98
    	LXVH8X (R3)(R4), VS1            // 7c241e58
    	LXVH8X (R3)(R0), VS1            // 7c201e58
    	LXVH8X (R3), VS1                // 7c201e58
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Thu Nov 21 18:27:17 UTC 2024
    - 51.7K bytes
    - Viewed (0)
  2. lib/fips140/v1.0.0.zip

    #define PH V31 #define CAR1 V6 #define SEL V8 #define ZER V9 // func p256NegCond(val *p256Point, cond int) TEXT ·p256NegCond(SB), NOSPLIT, $0-16 MOVD val+0(FP), P1ptr MOVD $16, R16 // Copy cond into SEL (cond is R1 + 8 (cond offset) + 32) MOVD $40, R17 LXVDSX (R1)(R17), SEL // Zeroize ZER VSPLTISB $0, ZER // SEL controls whether to return the original value (Y1H/Y1L) // or the negated value (T1H/T1L). VCMPEQUD SEL, ZER, SEL MOVD $p256mul<>+0x00(SB), CPOOL LXVD2X (P1ptr)(R0), Y1L LXVD2X (P1ptr)(R16), Y1H...
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed Jan 29 15:10:35 UTC 2025
    - 635K bytes
    - Viewed (0)
Back to top