Search Options

Results per page
Sort
Preferred Languages
Advance

Results 91 - 100 of 451 for aligned (0.26 sec)

  1. src/runtime/race_amd64.s

    // Arguments are passed in DI, SI, DX, CX, R8, R9, the rest is on stack.
    // Callee-saved registers are: BX, BP, R12-R15.
    // SP must be 16-byte aligned.
    // On Windows:
    // Arguments are passed in CX, DX, R8, R9, the rest is on stack.
    // Callee-saved registers are: BX, BP, DI, SI, R12-R15.
    // SP must be 16-byte aligned. Windows also requires "stack-backing" for the 4 register arguments:
    // https://learn.microsoft.com/en-us/cpp/build/x64-calling-convention
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 18:37:29 UTC 2024
    - 15.1K bytes
    - Viewed (0)
  2. src/cmd/vendor/github.com/google/pprof/internal/binutils/binutils.go

    		// we don't want to do it every time. But if _stext happens to be
    		// page-aligned but isn't the same as Vaddr, we would symbolize
    		// wrong. So if the name the addresses aren't page aligned, or if
    		// the name is "vmlinux" we read _stext. We can be wrong if: (1)
    		// someone passes a kernel path that doesn't contain "vmlinux" AND
    		// (2) _stext is page-aligned AND (3) _stext is not at Vaddr
    		symbols, err := ef.Symbols()
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 31 19:48:28 UTC 2024
    - 22.3K bytes
    - Viewed (0)
  3. src/cmd/internal/buildid/rewrite.go

    	// one read into the tiny buffer before reading new data into the big buffer.
    	// The search for id is over the entire tiny+big buffer.
    	tiny := (len(id) + 127) &^ 127 // round up to 128-aligned
    	buf := make([]byte, tiny+bufSize)
    	h := sha256.New()
    	start := tiny
    	for offset := int64(0); ; {
    		// The file offset maintained by the loop corresponds to &buf[tiny].
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Dec 13 18:45:54 UTC 2021
    - 5.1K bytes
    - Viewed (0)
  4. pkg/kubelet/cm/cpumanager/topology_hints_test.go

    		expectedHints []topologymanager.TopologyHint
    	}{
    		{
    			// CPU available on numa node[0 ,1]. CPU on numa node 0 can satisfy request of 2 CPU's
    			description:   "AlignBySocket:false, Preferred hints does not contains socket aligned hints",
    			pod:           *testPod1,
    			container:     *testContainer1,
    			defaultCPUSet: cpuset.New(2, 3, 11),
    			topology:      topoDualSocketMultiNumaPerSocketHT,
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Wed Apr 24 18:25:29 UTC 2024
    - 19K bytes
    - Viewed (0)
  5. src/go/printer/printer.go

    	}
    	// len(lines) > 1
    
    	// The heuristic in this function tries to handle a few
    	// common patterns of /*-style comments: Comments where
    	// the opening /* and closing */ are aligned and the
    	// rest of the comment text is aligned and indented with
    	// blanks or tabs, cases with a vertical "line of stars"
    	// on the left, and cases where the closing */ is on the
    	// same line as the last comment text.
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 12:02:03 UTC 2023
    - 41.6K bytes
    - Viewed (0)
  6. cmd/bitrot-streaming.go

    		})
    		return closer.Close()
    	}
    	return nil
    }
    
    func (b *streamingBitrotReader) ReadAt(buf []byte, offset int64) (int, error) {
    	var err error
    	if offset%b.shardSize != 0 {
    		// Offset should always be aligned to b.shardSize
    		// Can never happen unless there are programmer bugs
    		return 0, errUnexpected
    	}
    	if b.rc == nil {
    		// For the first ReadAt() call we need to open the stream for reading.
    		b.currOffset = offset
    Registered: Sun Jun 16 00:44:34 UTC 2024
    - Last Modified: Wed May 15 00:11:04 UTC 2024
    - 6.1K bytes
    - Viewed (0)
  7. cmd/os-instrumented.go

    func init() {
    	// Inject metrics.
    	ioutilx.OsOpenFile = OpenFile
    	ioutilx.OpenFileDirectIO = OpenFileDirectIO
    	ioutilx.OsOpen = Open
    }
    
    type osMetrics struct {
    	// All fields must be accessed atomically and aligned.
    	operations [osMetricLast]uint64
    	latency    [osMetricLast]lockedLastMinuteLatency
    }
    
    // time an os action.
    func (o *osMetrics) time(s osMetric) func() {
    	startTime := time.Now()
    	return func() {
    Registered: Sun Jun 16 00:44:34 UTC 2024
    - Last Modified: Thu Feb 15 01:09:38 UTC 2024
    - 6.3K bytes
    - Viewed (0)
  8. src/runtime/mpagecache.go

    	if b := (offAddr{c.base}); b.lessThan(p.searchAddr) {
    		p.searchAddr = b
    	}
    	p.update(c.base, pageCachePages, false, false)
    	*c = pageCache{}
    }
    
    // allocToCache acquires a pageCachePages-aligned chunk of free pages which
    // may not be contiguous, and returns a pageCache structure which owns the
    // chunk.
    //
    // p.mheapLock must be held.
    //
    // Must run on the system stack because p.mheapLock must be held.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Apr 19 14:30:00 UTC 2023
    - 5.6K bytes
    - Viewed (0)
  9. src/cmd/link/internal/mips/asm.go

    		return applyrel(target.Arch, ldr, rt, r.Off(), s, val, t), noExtReloc, isOk
    	case objabi.R_CALLMIPS, objabi.R_JMPMIPS:
    		t := ldr.SymValue(rs) + r.Add()
    
    		if t&3 != 0 {
    			ldr.Errorf(s, "direct call is not aligned: %s %x", ldr.SymName(rs), t)
    		}
    
    		// check if target address is in the same 256 MB region as the next instruction
    		if (ldr.SymValue(s)+int64(r.Off())+4)&0xf0000000 != (t & 0xf0000000) {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Aug 23 05:58:20 UTC 2023
    - 5.5K bytes
    - Viewed (0)
  10. src/runtime/memmove_mipsx.s

    f_dest_aligned:
    	AND	$31, R3, R7
    	AND	$3, R3, R6
    	SUBU	R7, R5, R7	// end pointer for 32-byte chunks
    	SUBU	R6, R5, R6	// end pointer for 4-byte chunks
    
    	// if source is not aligned, use unaligned reads
    	AND	$3, R2, R8
    	BNE	R8, f_large_ua
    
    f_large:
    	BEQ	R1, R7, f_words
    	ADDU	$32, R1
    	MOVW	0(R2), R8
    	MOVW	4(R2), R9
    	MOVW	8(R2), R10
    	MOVW	12(R2), R11
    	MOVW	16(R2), R12
    	MOVW	20(R2), R13
    	MOVW	24(R2), R14
    	MOVW	28(R2), R15
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sat Nov 06 10:24:44 UTC 2021
    - 4.4K bytes
    - Viewed (0)
Back to top