Search Options

Results per page
Sort
Preferred Languages
Advance

Results 21 - 30 of 103 for dX (0.04 sec)

  1. src/syscall/asm_unix_amd64.s

    // func Syscall6(trap int64, a1, a2, a3, a4, a5, a6 int64) (r1, r2, err int64)
    // Trap # in AX, args in DI SI DX, return in AX DX
    
    TEXT	·Syscall(SB),NOSPLIT,$0-56
    	CALL	runtime·entersyscall<ABIInternal>(SB)
    	MOVQ	trap+0(FP), AX	// syscall entry
    	MOVQ	a1+8(FP), DI
    	MOVQ	a2+16(FP), SI
    	MOVQ	a3+24(FP), DX
    	SYSCALL
    	JCC	ok
    	MOVQ	$-1, r1+32(FP)	// r1
    	MOVQ	$0, r2+40(FP)	// r2
    	MOVQ	AX, err+48(FP)	// errno
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Mar 16 15:40:39 UTC 2022
    - 2.2K bytes
    - Viewed (0)
  2. src/runtime/sys_dragonfly_amd64.s

    	MOVQ	new+8(FP), SI
    	MOVQ	old+16(FP), DX
    	MOVL	$83, AX
    	SYSCALL
    	RET
    
    // func walltime() (sec int64, nsec int32)
    TEXT runtime·walltime(SB), NOSPLIT, $32
    	MOVL	$232, AX // clock_gettime
    	MOVQ	$0, DI  	// CLOCK_REALTIME
    	LEAQ	8(SP), SI
    	SYSCALL
    	MOVQ	8(SP), AX	// sec
    	MOVQ	16(SP), DX	// nsec
    
    	// sec is in AX, nsec in DX
    	MOVQ	AX, sec+0(FP)
    	MOVL	DX, nsec+8(FP)
    	RET
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Jun 06 18:49:01 UTC 2023
    - 8.3K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/avx512enc/avx512pf.s

    	VSCATTERPF0DPD K5, (SP)(Y4*2)                      // 62f2fd4dc62c64
    	VSCATTERPF0DPD K5, (DX)(Y10*4)                     // 62b2fd4dc62c92
    	VSCATTERPF0DPS K3, (DX)(Z10*4)                     // 62b27d4bc62c92
    	VSCATTERPF0DPS K3, (AX)(Z4*1)                      // 62f27d4bc62c20
    	VSCATTERPF0DPS K3, (SP)(Z4*2)                      // 62f27d4bc62c64
    	VSCATTERPF0QPD K4, (DX)(Z10*4)                     // 62b2fd4cc72c92
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 22 14:57:15 UTC 2018
    - 3.4K bytes
    - Viewed (0)
  4. src/runtime/sys_windows_386.s

    	ADDL	$const_stackGuard, AX
    	MOVL	AX, g_stackguard0(DX)
    	MOVL	AX, g_stackguard1(DX)
    
    	// Set up tls.
    	LEAL	m_tls(CX), DI
    	MOVL	CX, g_m(DX)
    	MOVL	DX, g(DI)
    	MOVL	DI, 4(SP)
    	CALL	runtime·setldt(SB) // clobbers CX and DX
    
    	// Someday the convention will be D is always cleared.
    	CLD
    
    	CALL	runtime·stackcheck(SB)	// clobbers AX,CX
    	CALL	runtime·mstart(SB)
    
    	RET
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Sep 21 15:56:43 UTC 2023
    - 6.5K bytes
    - Viewed (0)
  5. src/internal/runtime/syscall/asm_linux_amd64.s

    // ---------------------------
    // num | AX          | AX
    // a1  | BX          | DI
    // a2  | CX          | SI
    // a3  | DI          | DX
    // a4  | SI          | R10
    // a5  | R8          | R8
    // a6  | R9          | R9
    //
    // r1  | AX          | AX
    // r2  | BX          | DX
    // err | CX          | part of AX
    //
    // Note that this differs from "standard" ABI convention, which would pass 4th
    // arg in CX, not R10.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Feb 21 21:28:32 UTC 2024
    - 1.1K bytes
    - Viewed (0)
  6. staging/src/k8s.io/apiserver/pkg/util/flowcontrol/fairqueuing/testing/eventclock/fake_event_clock_test.go

    	pc.SetTime(t1)
    	tx := pc.Now()
    	if tx != t1 {
    		t.Errorf("SetTime(%#+v); Now() => %#+v", t1, tx)
    	}
    	dx := pc.Since(t1)
    	if dx != 0 {
    		t.Errorf("Since() => %v", dx)
    	}
    	pc.SetTime(t2)
    	dx = pc.Since(t1)
    	if dx != time.Hour {
    		t.Errorf("Since() => %v", dx)
    	}
    	tx = pc.Now()
    	if tx != t2 {
    		t.Errorf("Now() => %#+v", tx)
    	}
    }
    
    func TestFake(t *testing.T) {
    Registered: Sat Jun 15 01:39:40 UTC 2024
    - Last Modified: Sat Aug 07 04:07:31 UTC 2021
    - 3.2K bytes
    - Viewed (0)
  7. src/runtime/sys_plan9_386.s

    	RET
    
    TEXT runtime·tstart_plan9(SB),NOSPLIT,$4
    	MOVL	newm+0(FP), CX
    	MOVL	m_g0(CX), DX
    
    	// Layout new m scheduler stack on os stack.
    	MOVL	SP, AX
    	MOVL	AX, (g_stack+stack_hi)(DX)
    	SUBL	$(64*1024), AX		// stack size
    	MOVL	AX, (g_stack+stack_lo)(DX)
    	MOVL	AX, g_stackguard0(DX)
    	MOVL	AX, g_stackguard1(DX)
    
    	// Initialize procid from TOS struct.
    	MOVL	_tos(SB), AX
    	MOVL	48(AX), AX
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 21 22:12:04 UTC 2021
    - 4.5K bytes
    - Viewed (0)
  8. src/math/floor_amd64.s

    #define Big		0x4330000000000000 // 2**52
    
    // func archFloor(x float64) float64
    TEXT ·archFloor(SB),NOSPLIT,$0
    	MOVQ	x+0(FP), AX
    	MOVQ	$~(1<<63), DX // sign bit mask
    	ANDQ	AX,DX // DX = |x|
    	SUBQ	$1,DX
    	MOVQ    $(Big - 1), CX // if |x| >= 2**52-1 or IsNaN(x) or |x| == 0, return x
    	CMPQ	DX,CX
    	JAE     isBig_floor
    	MOVQ	AX, X0 // X0 = x
    	CVTTSD2SQ	X0, AX
    	CVTSQ2SD	AX, X1 // X1 = float(int(x))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Apr 15 15:48:19 UTC 2021
    - 2K bytes
    - Viewed (0)
  9. src/internal/runtime/atomic/atomic_amd64.s

    	MOVL	val+8(FP), CX
    casloop:
    	MOVL 	CX, DX
    	MOVL	(BX), AX
    	ORL	AX, DX
    	LOCK
    	CMPXCHGL	DX, (BX)
    	JNZ casloop
    	MOVL 	AX, ret+16(FP)
    	RET
    
    // func And32(addr *uint32, v uint32) old uint32
    TEXT ·And32(SB), NOSPLIT, $0-20
    	MOVQ	ptr+0(FP), BX
    	MOVL	val+8(FP), CX
    casloop:
    	MOVL 	CX, DX
    	MOVL	(BX), AX
    	ANDL	AX, DX
    	LOCK
    	CMPXCHGL	DX, (BX)
    	JNZ casloop
    	MOVL 	AX, ret+16(FP)
    	RET
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 5.2K bytes
    - Viewed (0)
  10. src/vendor/golang.org/x/crypto/internal/poly1305/sum_amd64.s

    	MULQ  h0;                      \
    	MOVQ  AX, t0;                  \
    	MOVQ  DX, t1;                  \
    	MOVQ  r0, AX;                  \
    	MULQ  h1;                      \
    	ADDQ  AX, t1;                  \
    	ADCQ  $0, DX;                  \
    	MOVQ  r0, t2;                  \
    	IMULQ h2, t2;                  \
    	ADDQ  DX, t2;                  \
    	                               \
    	MOVQ  r1, AX;                  \
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:33 UTC 2023
    - 2.5K bytes
    - Viewed (0)
Back to top