Search Options

Results per page
Sort
Preferred Languages
Advance

Results 21 - 30 of 127 for dword (2.67 sec)

  1. guava/src/com/google/common/base/CaseFormat.java

      }
    
      abstract String normalizeWord(String word);
    
      String normalizeFirstWord(String word) {
        return normalizeWord(word);
      }
    
      private static String firstCharOnlyToUpper(String word) {
        return word.isEmpty()
            ? word
            : Ascii.toUpperCase(word.charAt(0)) + Ascii.toLowerCase(word.substring(1));
      }
    Registered: Wed Jun 12 16:38:11 UTC 2024
    - Last Modified: Mon Dec 19 20:20:14 UTC 2022
    - 6.3K bytes
    - Viewed (0)
  2. android/guava/src/com/google/common/base/CaseFormat.java

      }
    
      abstract String normalizeWord(String word);
    
      String normalizeFirstWord(String word) {
        return normalizeWord(word);
      }
    
      private static String firstCharOnlyToUpper(String word) {
        return word.isEmpty()
            ? word
            : Ascii.toUpperCase(word.charAt(0)) + Ascii.toLowerCase(word.substring(1));
      }
    Registered: Wed Jun 12 16:38:11 UTC 2024
    - Last Modified: Mon Dec 19 20:20:14 UTC 2022
    - 6.3K bytes
    - Viewed (0)
  3. src/math/big/arith_386.s

    	SBBL (CX)(BX*4), AX
    	SBBL DX, DX		// save CF
    	MOVL AX, (DI)(BX*4)
    	ADDL $1, BX		// i++
    
    E2:	CMPL BX, BP		// i < n
    	JL L2
    
    	NEGL DX
    	MOVL DX, c+36(FP)
    	RET
    
    
    // func addVW(z, x []Word, y Word) (c Word)
    TEXT ·addVW(SB),NOSPLIT,$0
    	MOVL z+0(FP), DI
    	MOVL x+12(FP), SI
    	MOVL y+24(FP), AX	// c = y
    	MOVL z_len+4(FP), BP
    	MOVL $0, BX		// i = 0
    	JMP E3
    
    L3:	ADDL (SI)(BX*4), AX
    	MOVL AX, (DI)(BX*4)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:27 UTC 2023
    - 4K bytes
    - Viewed (0)
  4. src/cmd/dist/vfp_arm.s

    TEXT ·useVFPv1(SB),NOSPLIT,$0
    	WORD $0xeeb00b40	// vmov.f64 d0, d0
    	RET
    
    // try to run VFPv3-only "vmov.f64 d0, #112" instruction
    TEXT ·useVFPv3(SB),NOSPLIT,$0
    	WORD $0xeeb70b00	// vmov.f64 d0, #112
    	RET
    
    // try to run ARMv6K (or above) "ldrexd" instruction
    TEXT ·useARMv6K(SB),NOSPLIT,$32
    	MOVW R13, R2
    	BIC  $15, R13
    	WORD $0xe1bd0f9f	// ldrexd r0, r1, [sp]
    	WORD $0xf57ff01f	// clrex
    	MOVW R2, R13
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:27 UTC 2023
    - 651 bytes
    - Viewed (0)
  5. src/vendor/golang.org/x/sys/cpu/cpu_s390x.s

    	XC   $32, (R1), (R1) // clear 4 doublewords (32 bytes)
    	WORD $0xb2b01000     // store facility list extended (STFLE)
    	RET
    
    // func kmQuery() queryResult
    TEXT ·kmQuery(SB), NOSPLIT|NOFRAME, $0-16
    	MOVD $0, R0         // set function code to 0 (KM-Query)
    	MOVD $ret+0(FP), R1 // address of 16-byte return value
    	WORD $0xB92E0024    // cipher message (KM)
    	RET
    
    // func kmcQuery() queryResult
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:33 UTC 2023
    - 2K bytes
    - Viewed (0)
  6. src/vendor/golang.org/x/sys/cpu/cpu_arm64.s

    TEXT ·getisar0(SB),NOSPLIT,$0-8
    	// get Instruction Set Attributes 0 into x0
    	// mrs x0, ID_AA64ISAR0_EL1 = d5380600
    	WORD	$0xd5380600
    	MOVD	R0, ret+0(FP)
    	RET
    
    // func getisar1() uint64
    TEXT ·getisar1(SB),NOSPLIT,$0-8
    	// get Instruction Set Attributes 1 into x0
    	// mrs x0, ID_AA64ISAR1_EL1 = d5380620
    	WORD	$0xd5380620
    	MOVD	R0, ret+0(FP)
    	RET
    
    // func getpfr0() uint64
    TEXT ·getpfr0(SB),NOSPLIT,$0-8
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 08 16:12:58 UTC 2024
    - 937 bytes
    - Viewed (0)
  7. src/math/atanh_s390x.s

    TEXT    ·atanhAsm(SB), NOSPLIT, $0-16
    	FMOVD   x+0(FP), F0
    	MOVD    $·atanhrodataL10<>+0(SB), R5
    	LGDR    F0, R1
    	WORD    $0xC0393FEF //iilf  %r3,1072693247
    	BYTE    $0xFF
    	BYTE    $0xFF
    	SRAD    $32, R1
    	WORD    $0xB9170021 //llgtr %r2,%r1
    	MOVW    R2, R6
    	MOVW    R3, R7
    	CMPBGT  R6, R7, L2
    	WORD    $0xC0392FFF //iilf  %r3,805306367
    	BYTE    $0xFF
    	BYTE    $0xFF
    	MOVW    R2, R6
    	MOVW    R3, R7
    	CMPBGT  R6, R7, L9
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 23 20:52:57 UTC 2023
    - 5.1K bytes
    - Viewed (0)
  8. src/math/big/arith_amd64.s

    	SBBQ CX, CX		// save CF
    
    	ADDQ $1, SI		// i++
    	SUBQ $1, DI		// n--
    	JG L2			// if n > 0 goto L2
    
    E2:	NEGQ CX
    	MOVQ CX, c+72(FP)	// return c
    	RET
    
    
    // func addVW(z, x []Word, y Word) (c Word)
    TEXT ·addVW(SB),NOSPLIT,$0
    	MOVQ z_len+8(FP), DI
    	CMPQ DI, $32
    	JG large
    	MOVQ x+24(FP), R8
    	MOVQ y+48(FP), CX	// c = y
    	MOVQ z+0(FP), R10
    
    	MOVQ $0, SI		// i = 0
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:27 UTC 2023
    - 9.1K bytes
    - Viewed (0)
  9. tensorflow/compiler/jit/device_util.h

             word_index++) {
          uint64 word = storage_[word_index];
          while (word != 0) {
            uint64 only_lowest_bit_set = word & -word;
            // The number of trailing zeros in a non-zero word is the index of the
            // least significant 1.
            int bit_index = absl::countr_zero(word);
            if (!func(DeviceId(word_index * kWordSize + bit_index))) {
              return;
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed May 15 17:18:31 UTC 2024
    - 7.1K bytes
    - Viewed (0)
  10. src/runtime/internal/sys/consts.go

    // On PowerPC it is larger, to cover three more reserved words:
    // the compiler word, the link editor word, and the TOC save word.
    const MinFrameSize = goarch.MinFrameSize
    
    // StackAlign is the required alignment of the SP register.
    // The stack must be at least word aligned, but some architectures require more.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Nov 18 16:26:25 UTC 2022
    - 1.4K bytes
    - Viewed (0)
Back to top