Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 8 of 8 for test1 (0.18 sec)

  1. src/cmd/asm/internal/asm/testdata/amd64enc.s

    	TESTL $4045620583, (BX)                 // f703674523f1
    	TESTL $4045620583, (R11)                // 41f703674523f1
    	TESTL $4045620583, DX                   // f7c2674523f1
    	TESTL $4045620583, R11                  // 41f7c3674523f1
    	TESTL DX, (BX)                          // 8513
    	TESTL R11, (BX)                         // 44851b
    	TESTL DX, (R11)                         // 418513
    	TESTL R11, (R11)                        // 45851b
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Oct 08 21:38:44 GMT 2021
    - 581.9K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/amd64enc_extra.s

    // Copyright 2017 The Go Authors. All rights reserved.
    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    // This input extends auto-generated amd64enc.s test suite
    // with manually added tests.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT asmtest(SB),DUPOK|NOSPLIT,$0
    	// AVX2GATHER: basic combinations.
    	VPGATHERDQ Y2, (BP)(X7*2), Y1           // c4e2ed904c7d00
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Apr 11 18:32:50 GMT 2023
    - 57.6K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/ppc64.s

    	// Hex constant 0x20004000000
    	MOVD $2199090364416, R5         // 60058001
    	// Hex constant 0xFFFFFE0004000000
    	MOVD $-2198956146688, R5        // 38a08001
    	// TODO: On GOPPC64={power8,power9}, this is preprocessed into MOVD $-1, R5; RLDC R5, $33, $63, R5.
    	//       This only captures the MOVD. Should the RLDC be appended to the encoding by the test?
    	// Hex constant 0xFFFFFFFE00000001
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Apr 24 15:53:25 GMT 2024
    - 49K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/arm64.s

    	FMOVD	0x1006ff8(R1), F2	// FMOVD	16805880(R1), F2	// 3bfc7f9162ff7ffd
    
    // very large or unaligned offset uses constant pool.
    // the encoding cannot be checked as the address of the constant pool is unknown.
    // here we only test that they can be assembled.
    	MOVB	R1, 0x1000000(R2)	// MOVB		R1, 16777216(R2)
    	MOVB	R1, 0x44332211(R2)	// MOVB		R1, 1144201745(R2)
    	MOVH	R1, 0x1001000(R2)	// MOVH		R1, 16781312(R2)
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Dec 08 03:28:17 GMT 2023
    - 94.9K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/amd64dynlinkerror.s

    // Copyright 2021 The Go Authors. All rights reserved.
    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    // Test to make sure that if we use R15 after it is clobbered by
    // a global variable access while dynamic linking, we get an error.
    // See issue 43661.
    
    TEXT ·a1(SB), 0, $0-0
    	CMPL runtime·writeBarrier(SB), $0
    	MOVL $0, R15
    	RET
    TEXT ·a2(SB), 0, $0-0
    	CMPL runtime·writeBarrier(SB), $0
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Mar 15 20:45:41 GMT 2023
    - 4.8K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/386enc.s

    	MOVL DX, CR0 // 0f22c2
    	MOVL DI, CR4 // 0f22e7
    	MOVL DR0, AX // 0f21c0
    	MOVL DR6, DX // 0f21f2
    	MOVL DR7, SI // 0f21fe
    	// Test other movtab entries.
    	PUSHL SS // 16
    	PUSHL FS // 0fa0
    	POPL FS  // 0fa1
    	POPL SS  // 17
    
    	RDPID AX                                // f30fc7f8
    
    	// End of tests.
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Apr 11 18:32:50 GMT 2023
    - 1.2K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/386.s

    	CMPPD	foo+4(SB), X1, 4
    
    // LTYPEX spec10	{ outcode(int($1), &$2); }
    	PINSRD	$1, (AX), X0
    	PINSRD	$2, foo+4(FP), X0
    
    // Was bug: LOOP is a branch instruction.
    	JCS	2(PC)
    loop:
    	LOOP	loop // LOOP
    
    // Tests for TLS reference.
    	MOVL    (TLS), AX
    	MOVL    8(TLS), DX
    
    // LTYPE0 nonnon	{ outcode(int($1), &$2); }
    	RET
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Apr 09 18:57:21 GMT 2019
    - 2K bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/testdata/amd64.s

    loop:
    	LOOP	loop // LOOP
    
    	// Intel pseudonyms for our own renamings.
    	PADDD	M2, M1 // PADDL M2, M1
    	MOVDQ2Q	X1, M1 // MOVQ X1, M1
    	MOVNTDQ	X1, (AX)	// MOVNTO X1, (AX)
    	MOVOA	(AX), X1	// MOVO (AX), X1
    
    // Tests for SP indexed addresses.
    	MOVQ	foo(SP)(AX*1), BX		// 488b1c04
    	MOVQ	foo+32(SP)(CX*2), DX		// 488b544c20
    	MOVQ	foo+32323(SP)(R8*4), R9		// 4e8b8c84437e0000
    	MOVL	foo(SP)(SI*8), DI		// 8b3cf4
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Apr 09 18:57:21 GMT 2019
    - 3.3K bytes
    - Viewed (0)
Back to top