Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 14 for fctidz (0.22 sec)

  1. src/cmd/internal/obj/ppc64/anames.go

    	"DIVDEU",
    	"DIVDEUCC",
    	"DIVDVCC",
    	"DIVDV",
    	"DIVDU",
    	"DIVDUCC",
    	"DIVDUVCC",
    	"DIVDUV",
    	"EXTSW",
    	"EXTSWCC",
    	"FCFID",
    	"FCFIDCC",
    	"FCFIDU",
    	"FCFIDUCC",
    	"FCFIDS",
    	"FCFIDSCC",
    	"FCTID",
    	"FCTIDCC",
    	"FCTIDZ",
    	"FCTIDZCC",
    	"LDAR",
    	"MOVD",
    	"MOVDU",
    	"MOVWZ",
    	"MOVWZU",
    	"MULHD",
    	"MULHDCC",
    	"MULHDU",
    	"MULHDUCC",
    	"MULLD",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 6.7K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    		{name: "FCTIDZ", argLength: 1, reg: fp11, asm: "FCTIDZ", typ: "Float64"}, // convert float to 64-bit int round towards zero
    		{name: "FCTIWZ", argLength: 1, reg: fp11, asm: "FCTIWZ", typ: "Float64"}, // convert float to 32-bit int round towards zero
    		{name: "FCFID", argLength: 1, reg: fp11, asm: "FCFID", typ: "Float64"},   // convert 64-bit integer to float
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
  3. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/tables.go

    	DIVWEUOCC:      "divweuo.",
    	FCFIDS:         "fcfids",
    	FCFIDSCC:       "fcfids.",
    	FCFIDU:         "fcfidu",
    	FCFIDUCC:       "fcfidu.",
    	FCFIDUS:        "fcfidus",
    	FCFIDUSCC:      "fcfidus.",
    	FCTIDU:         "fctidu",
    	FCTIDUCC:       "fctidu.",
    	FCTIDUZ:        "fctiduz",
    	FCTIDUZCC:      "fctiduz.",
    	FCTIWU:         "fctiwu",
    	FCTIWUCC:       "fctiwu.",
    	FCTIWUZ:        "fctiwuz",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 334.7K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/ppc64.s

    	FRSPCC F1, F2                   // fc400819
    	FCTIW F1, F2                    // fc40081c
    	FCTIWCC F1, F2                  // fc40081d
    	FCTIWZ F1, F2                   // fc40081e
    	FCTIWZCC F1, F2                 // fc40081f
    	FCTID F1, F2                    // fc400e5c
    	FCTIDCC F1, F2                  // fc400e5d
    	FCTIDZ F1, F2                   // fc400e5e
    	FCTIDZCC F1, F2                 // fc400e5f
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 21:53:50 UTC 2024
    - 50.2K bytes
    - Viewed (0)
  5. src/cmd/internal/obj/ppc64/a.out.go

    	ADIVDVCC
    	ADIVDV
    	ADIVDU
    	ADIVDUCC
    	ADIVDUVCC
    	ADIVDUV
    	AEXTSW
    	AEXTSWCC
    	/* AFCFIW; AFCFIWCC */
    	AFCFID
    	AFCFIDCC
    	AFCFIDU
    	AFCFIDUCC
    	AFCFIDS
    	AFCFIDSCC
    	AFCTID
    	AFCTIDCC
    	AFCTIDZ
    	AFCTIDZCC
    	ALDAR
    	AMOVD
    	AMOVDU
    	AMOVWZ
    	AMOVWZU
    	AMULHD
    	AMULHDCC
    	AMULHDU
    	AMULHDUCC
    	AMULLD
    	AMULLDCC
    	AMULLDVCC
    	AMULLDV
    	ARFID
    	ARLDMI
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 16K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/rewritePPC64.go

    	// result: (MFVSRD (FCTIWZ x))
    	for {
    		x := v_0
    		v.reset(OpPPC64MFVSRD)
    		v0 := b.NewValue0(v.Pos, OpPPC64FCTIWZ, typ.Float64)
    		v0.AddArg(x)
    		v.AddArg(v0)
    		return true
    	}
    }
    func rewriteValuePPC64_OpCvt64Fto64(v *Value) bool {
    	v_0 := v.Args[0]
    	b := v.Block
    	typ := &b.Func.Config.Types
    	// match: (Cvt64Fto64 x)
    	// result: (MFVSRD (FCTIDZ x))
    	for {
    		x := v_0
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 360.2K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/PPC64.rules

    (Mul(32|64)F ...) => ((FMULS|FMUL) ...)
    
    (Div(32|64)F ...) => ((FDIVS|FDIV) ...)
    
    // Lowering float <=> int
    (Cvt32to(32|64)F x) => ((FCFIDS|FCFID) (MTVSRD (SignExt32to64 x)))
    (Cvt64to(32|64)F x) => ((FCFIDS|FCFID) (MTVSRD x))
    
    (Cvt32Fto(32|64) x) => (MFVSRD (FCTI(W|D)Z x))
    (Cvt64Fto(32|64) x) => (MFVSRD (FCTI(W|D)Z x))
    
    (Cvt32Fto64F ...) => (Copy ...) // Note v will have the wrong type for patterns dependent on Float32/Float64
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  8. src/cmd/internal/obj/ppc64/asm9.go

    			opset(AFNEG, r0)
    			opset(AFNEGCC, r0)
    			opset(AFRSP, r0)
    			opset(AFRSPCC, r0)
    			opset(AFCTIW, r0)
    			opset(AFCTIWCC, r0)
    			opset(AFCTIWZ, r0)
    			opset(AFCTIWZCC, r0)
    			opset(AFCTID, r0)
    			opset(AFCTIDCC, r0)
    			opset(AFCTIDZ, r0)
    			opset(AFCTIDZCC, r0)
    			opset(AFCFID, r0)
    			opset(AFCFIDCC, r0)
    			opset(AFCFIDU, r0)
    			opset(AFCFIDUCC, r0)
    			opset(AFCFIDS, r0)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 15 13:55:28 UTC 2024
    - 156.1K bytes
    - Viewed (0)
  9. src/cmd/internal/obj/ppc64/obj9.go

    			if p.From.Reg >= REG_SPECIAL || p.To.Reg >= REG_SPECIAL {
    				p.Mark |= LABEL | SYNC
    			}
    			continue
    
    		case AFABS,
    			AFABSCC,
    			AFADD,
    			AFADDCC,
    			AFCTIW,
    			AFCTIWCC,
    			AFCTIWZ,
    			AFCTIWZCC,
    			AFDIV,
    			AFDIVCC,
    			AFMADD,
    			AFMADDCC,
    			AFMOVD,
    			AFMOVDU,
    			/* case AFMOVDS: */
    			AFMOVS,
    			AFMOVSU,
    
    			/* case AFMOVSD: */
    			AFMSUB,
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 18:17:17 UTC 2024
    - 40.8K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/opGen.go

    			outputs: []outputInfo{
    				{0, 1073733624}, // R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27 R28 R29
    			},
    		},
    	},
    	{
    		name:   "FCTIDZ",
    		argLen: 1,
    		asm:    ppc64.AFCTIDZ,
    		reg: regInfo{
    			inputs: []inputInfo{
    				{0, 9223372032559808512}, // F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 F16 F17 F18 F19 F20 F21 F22 F23 F24 F25 F26 F27 F28 F29 F30
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top