Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 104 for cmpw (0.1 sec)

  1. test/codegen/comparisons.go

    	// s390x:`MOVHBR\t\(.*\), [R]`,`CMPW\t.*, [$]`
    	return s == "xx"
    }
    
    func CompareString2(s string) bool {
    	// amd64:`CMPL\t\(.*\), [$]`
    	// arm64:`MOVWU\t\(.*\), [R]`,`CMPW\t.*, [R]`
    	// ppc64le:`MOVWZ\t\(.*\), [R]`,`CMPW\t.*, [R]`
    	// s390x:`MOVWBR\t\(.*\), [R]`,`CMPW\t.*, [$]`
    	return s == "xxxx"
    }
    
    func CompareString3(s string) bool {
    	// amd64:`CMPQ\t\(.*\), [A-Z]`
    	// arm64:-`CMPW\t`
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 19 16:31:02 UTC 2024
    - 15.2K bytes
    - Viewed (0)
  2. test/codegen/fuse.go

    func si1c(c <-chan int64) {
    	// amd64:"CMPQ\t.+, [$]256"
    	// s390x:"CLGIJ\t[$]12, R[0-9]+, [$]255"
    	for x := <-c; x >= 0 && x < 256; x = <-c {
    	}
    }
    
    func si2c(c <-chan int32) {
    	// amd64:"CMPL\t.+, [$]256"
    	// s390x:"CLIJ\t[$]12, R[0-9]+, [$]255"
    	for x := <-c; x >= 0 && x < 256; x = <-c {
    	}
    }
    
    func si3c(c <-chan int16) {
    	// amd64:"CMPW\t.+, [$]256"
    	// s390x:"CLIJ\t[$]12, R[0-9]+, [$]255"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Mar 03 14:30:26 UTC 2020
    - 4.8K bytes
    - Viewed (0)
  3. test/codegen/switch.go

    // See issue 53333.
    func mimetype(ext string) string {
    	// amd64: `CMPB\s1\(.*\), \$104$`,-`cmpstring`
    	// arm64: `MOVB\s1\(R.*\), R.*$`, `CMPW\s\$104, R.*$`, -`cmpstring`
    	switch ext {
    	// amd64: `CMPL\s\(.*\), \$1836345390$`
    	// arm64: `MOVD\s\$1836345390`, `CMPW\sR.*, R.*$`
    	case ".htm":
    		return "A"
    	// amd64: `CMPL\s\(.*\), \$1953457454$`
    	// arm64: `MOVD\s\$1953457454`, `CMPW\sR.*, R.*$`
    	case ".eot":
    		return "B"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Oct 09 18:39:50 UTC 2023
    - 3.6K bytes
    - Viewed (0)
  4. src/internal/bytealg/compare_arm64.s

    	MOVD	(R0), R4
    	MOVD	(R2), R5
    	CMP	R4, R5
    	BNE	cmp
    	SUBS	$8, R6
    	BEQ	samebytes
    	ADD	$8, R0
    	ADD	$8, R2
    	SUB	$8, R6
    	B	tail
    lt_8:
    	TBZ	$2, R6, lt_4
    	MOVWU	(R0), R4
    	MOVWU	(R2), R5
    	CMPW	R4, R5
    	BNE	cmp
    	SUBS	$4, R6
    	BEQ	samebytes
    	ADD	$4, R0
    	ADD	$4, R2
    lt_4:
    	TBZ	$1, R6, lt_2
    	MOVHU	(R0), R4
    	MOVHU	(R2), R5
    	CMPW	R4, R5
    	BNE	cmp
    	ADD	$2, R0
    	ADD	$2, R2
    lt_2:
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Mar 18 18:26:13 UTC 2022
    - 2.1K bytes
    - Viewed (0)
  5. test/codegen/bool.go

    	// amd64:"ANDL\t[$]1",-"SETB"
    	// ppc64x:"RLDICL",-"CMP",-"ISEL"
    	b := x&1 != 0
    	return c && b
    }
    
    func convertNeqBool32(x uint32) bool {
    	// ppc64x:"RLDICL",-"CMPW",-"ISEL"
    	return x&1 != 0
    }
    
    func convertEqBool32(x uint32) bool {
    	// ppc64x:"RLDICL",-"CMPW","XOR",-"ISEL"
    	return x&1 == 0
    }
    
    func convertNeqBool64(x uint64) bool {
    	// ppc64x:"RLDICL",-"CMP",-"ISEL"
    	return x&1 != 0
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 13 22:12:32 UTC 2023
    - 6.7K bytes
    - Viewed (0)
  6. src/internal/bytealg/index_amd64.s

    loop3:
    	MOVW (DI), SI
    	CMPW SI,R8
    	JZ   partial_success3
    	ADDQ $1,DI
    	CMPQ DI,DX
    	JB loop3
    	JMP fail
    partial_success3:
    	MOVW 1(DI), SI
    	CMPW SI,BX
    	JZ success
    	ADDQ $1,DI
    	CMPQ DI,DX
    	JB loop3
    	JMP fail
    _4_or_more:
    	CMPQ AX, $4
    	JA   _5_or_more
    	MOVL (R8), R8
    	LEAQ -3(DI)(DX*1), DX
    loop4:
    	MOVL (DI), SI
    	CMPL SI,R8
    	JZ   success
    	ADDQ $1,DI
    	CMPQ DI,DX
    	JB loop4
    	JMP fail
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 07 00:20:48 UTC 2023
    - 5.1K bytes
    - Viewed (0)
  7. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/plan9.go

    	LFDUX: "FMOVDU", STFDUX: "FMOVDU",
    	LFSX: "FMOVS", STFSX: "FMOVS",
    	LFSU: "FMOVSU", STFSU: "FMOVSU",
    	LFSUX: "FMOVSU", STFSUX: "FMOVSU",
    	CMPD: "CMP", CMPDI: "CMP",
    	CMPW: "CMPW", CMPWI: "CMPW",
    	CMPLD: "CMPU", CMPLDI: "CMPU",
    	CMPLW: "CMPWU", CMPLWI: "CMPWU",
    	MTSPR: "MOVD", MFSPR: "MOVD", // the width is ambiguous for SPRs
    	B:  "BR",
    	BL: "CALL",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 10.9K bytes
    - Viewed (0)
  8. src/internal/runtime/atomic/atomic_ppc64x.s

    TEXT ·Load(SB),NOSPLIT|NOFRAME,$-8-12
    	MOVD	ptr+0(FP), R3
    	SYNC
    	MOVWZ	0(R3), R3
    	CMPW	R3, R3, CR7
    	BC	4, 30, 1(PC) // bne- cr7,0x4
    	ISYNC
    	MOVW	R3, ret+8(FP)
    	RET
    
    // uint8 ·Load8(uint8 volatile* ptr)
    TEXT ·Load8(SB),NOSPLIT|NOFRAME,$-8-9
    	MOVD	ptr+0(FP), R3
    	SYNC
    	MOVBZ	0(R3), R3
    	CMP	R3, R3, CR7
    	BC	4, 30, 1(PC) // bne- cr7,0x4
    	ISYNC
    	MOVB	R3, ret+8(FP)
    	RET
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 25 19:53:03 UTC 2024
    - 7.5K bytes
    - Viewed (0)
  9. src/math/acos_s390x.s

    	FMOVD	x+0(FP), F0
    	MOVD	$·acosrodataL13<>+0(SB), R9
    	LGDR	F0, R12
    	FMOVD	F0, F10
    	SRAD	$32, R12
    	WORD	$0xC0293FE6	//iilf	%r2,1072079005
    	BYTE	$0xA0
    	BYTE	$0x9D
    	WORD	$0xB917001C	//llgtr	%r1,%r12
    	CMPW	R1,R2
    	BGT	L2
    	FMOVD	192(R9), F8
    	FMADD	F0, F0, F8
    	FMOVD	184(R9), F1
    L3:
    	WFMDB	V8, V8, V2
    	FMOVD	176(R9), F6
    	FMOVD	168(R9), F0
    	FMOVD	160(R9), F4
    	WFMADB	V2, V0, V6, V0
    	FMOVD	152(R9), F6
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Aug 20 17:42:08 UTC 2018
    - 3.7K bytes
    - Viewed (0)
  10. src/math/acosh_s390x.s

    	FMOVD	x+0(FP), F0
    	MOVD	$·acoshrodataL11<>+0(SB), R9
    	LGDR	F0, R1
    	WORD	$0xC0295FEF	//iilf	%r2,1609564159
    	BYTE	$0xFF
    	BYTE	$0xFF
    	SRAD	$32, R1
    	CMPW	R1, R2
    	BGT	L2
    	WORD	$0xC0293FEF	//iilf	%r2,1072693247
    	BYTE	$0xFF
    	BYTE	$0xFF
    	CMPW	R1, R2
    	BGT	L10
    L3:
    	WFCEDBS	V0, V0, V2
    	BVS	L1
    	FMOVD	112(R9), F0
    L1:
    	FMOVD	F0, ret+8(FP)
    	RET
    L2:
    	WORD	$0xC0297FEF	//iilf	%r2,2146435071
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 16 15:34:41 UTC 2019
    - 4.3K bytes
    - Viewed (0)
Back to top