Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 981 for add2 (0.06 sec)

  1. tensorflow/c/c_api_function_test.cc

      TF_Operation* feed2 = Placeholder(func_graph_, s_, "feed2");
      TF_Operation* feed3 = Placeholder(func_graph_, s_, "feed3");
      TF_Operation* add1 = Add(feed1, feed2, func_graph_, s_, "add1");
      TF_Operation* add2 = Add(add1, feed3, func_graph_, s_, "add2");
      Define(1, {add2}, {add1, feed3}, {add2}, {});
    
      // Use, run, and verify
      TF_Operation* two = ScalarConst(2, host_graph_, s_, "two");
    Registered: Tue Sep 09 12:39:10 UTC 2025
    - Last Modified: Thu Jul 20 22:08:54 UTC 2023
    - 63.6K bytes
    - Viewed (1)
  2. src/test/java/org/codelibs/core/beans/impl/BeanDescImplTest.java

             * @param arg2
             * @return Number
             */
            public Number add(final Number arg1, final Number arg2) {
                return Integer.valueOf(3);
            }
    
            /**
             * @param arg1
             * @param arg2
             * @return int
             */
            public int add2(final int arg1, final int arg2) {
                return arg1 + arg2;
            }
    
            /**
    Registered: Fri Sep 05 20:58:11 UTC 2025
    - Last Modified: Fri Jun 20 13:40:57 UTC 2025
    - 13.9K bytes
    - Viewed (0)
  3. lib/fips140/v1.0.0.zip

    or equal to the dst size. MOVD dst_len+40(FP), R4 CMP R0, R4 BGT crash MOVD R2, R4 MOVD R2, R6 MOVD R2, R8 MOVD R3, R5 MOVD R3, R7 MOVD R3, R9 ADDW $1, R5 ADDW $2, R7 ADDW $3, R9 incr: CMP R0, $64 BLT tail STMG R2, R9, (R1) ADDW $4, R3 ADDW $4, R5 ADDW $4, R7 ADDW $4, R9 MOVD $64(R1), R1 SUB $64, R0 BR incr tail: CMP R0, $0 BEQ crypt STMG R2, R3, (R1) ADDW $1, R3 MOVD $16(R1), R1 SUB $16, R0 BR tail crypt: STMG R2, R3, (R12) // update next counter value MOVD fn+0(FP), R0 // function code (encryption)...
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed Jan 29 15:10:35 UTC 2025
    - 635K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/mips64.s

    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	ADD	R1, R2		// 00411020
    	ADDU	R1, R2		// 00411021
    	ADDV	R1, R2		// 0041102c
    	ADDVU	R1, R2		// 0041102d
    
    //	LADDW imm ',' rreg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	ADD	$4, R1		// 20210004
    	ADDV	$4, R1		// 60210004
    	ADDU	$4, R1		// 24210004
    	ADDVU	$4, R1		// 64210004
    	ADD	$-7193, R24	// 2318e3e7
    	ADDV	$-7193, R24	// 6318e3e7
    
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 12.4K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/armv6.s

    // license that can be found in the LICENSE file.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT	foo(SB), DUPOK|NOSPLIT, $0
    
    	ADDF	F0, F1, F2    // 002a31ee
    	ADDD.EQ	F3, F4, F5    // 035b340e
    	ADDF.NE	F0, F2        // 002a321e
    	ADDD	F3, F5        // 035b35ee
    	SUBF	F0, F1, F2    // 402a31ee
    	SUBD.EQ	F3, F4, F5    // 435b340e
    	SUBF.NE	F0, F2        // 402a321e
    	SUBD	F3, F5        // 435b35ee
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed Oct 23 15:18:14 UTC 2024
    - 4.7K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/s390x.s

    	MOVBZ	R1, 4096(R2)(R3)       // e31320000172
    
    	ADD	R1, R2                // b9e81022
    	ADD	R1, R2, R3            // b9e81032
    	ADD	$8192, R1             // a71b2000
    	ADD	$8192, R1, R2         // ec21200000d9
    	ADD	$32768, R1            // c21800008000
    	ADD	$32768, R1, R2        // b9040021c22800008000
    	ADDC	R1, R2                // b9ea1022
    	ADDC	$1, R1, R2            // ec21000100db
    	ADDC	$-1, R1, R2           // ec21ffff00db
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed Jul 30 19:29:15 UTC 2025
    - 22.9K bytes
    - Viewed (0)
  7. .github/workflows/add-to-project.yml

    name: Add to Project
    
    on:
      pull_request_target:
      issues:
        types:
          - opened
          - reopened
    
    jobs:
      add-to-project:
        name: Add to project
        runs-on: ubuntu-latest
        steps:
          - uses: actions/add-to-project@v1.0.2
            with:
              project-url: https://github.com/orgs/fastapi/projects/2
    Registered: Sun Sep 07 07:19:17 UTC 2025
    - Last Modified: Tue Aug 13 02:00:25 UTC 2024
    - 368 bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/operand_test.go

    	for _, test := range tests {
    		parser.start(lex.Tokenize(test.input))
    		addr := obj.Addr{}
    		parser.operand(&addr)
    		var result string
    		if parser.allowABI {
    			result = obj.DconvWithABIDetail(&emptyProg, &addr)
    		} else {
    			result = obj.Dconv(&emptyProg, &addr)
    		}
    		if result != test.output {
    			t.Errorf("fail at %s: got %s; expected %s\n", test.input, result, test.output)
    		}
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Tue Aug 29 18:31:05 UTC 2023
    - 23.9K bytes
    - Viewed (0)
  9. cmd/net_test.go

    				t.Errorf("error: expected = %v, got = %v", testCase.expectedErr, err)
    			}
    		})
    	}
    }
    
    func TestExtractHostPort(t *testing.T) {
    	testCases := []struct {
    		addr        string
    		host        string
    		port        string
    		expectedErr error
    	}{
    		{"", "", "", errors.New("unable to process empty address")},
    		{"localhost:9000", "localhost", "9000", nil},
    Registered: Sun Sep 07 19:28:11 UTC 2025
    - Last Modified: Fri Aug 29 02:39:48 UTC 2025
    - 9.2K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/mips.s

    	//		outcode(int($1), &$2, int($4), &$6);
    	//	}
    	ADD	R1, R2, R3
    
    	//	LADDW imm ',' sreg ',' rreg
    	//	{
    	//		outcode(int($1), &$2, int($4), &$6);
    	//	}
    	ADD	$1, R2, R3
    
    	//	LADDW rreg ',' rreg
    	//	{
    	//		outcode(int($1), &$2, 0, &$4);
    	//	}
    	ADD	R1, R2
    
    	//	LADDW imm ',' rreg
    	//	{
    	//		outcode(int($1), &$2, 0, &$4);
    	//	}
    	ADD	$4, R1
    
    	//	LMUL rreg ',' rreg
    	//	{
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 6.7K bytes
    - Viewed (0)
Back to top