Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 4 of 4 for VCEQG (0.05 sec)

  1. src/internal/bytealg/index_s390x.s

    	VONE	V15
    index49to64loop:
    	VL	(R7), V4
    	VL	16(R7), V5
    	VL	32(R7), V6
    	VLL	R0, 48(R7), V7
    	VCEQG	V0, V4, V8
    	VCEQG	V1, V5, V9
    	VCEQG	V2, V6, V10
    	VCEQG	V3, V7, V11
    	VN	V8, V9, V12
    	VN	V10, V11, V13
    	VN	V12, V13, V14
    	VCEQGS	V14, V15, V16
    	BEQ	found
    	MOVD	$1(R7), R7
    	CMPBLE  R7, R2, index49to64loop
    notfound:
    	MOVD	$-1, (R5)
    	RET
    
    index65plus:
    	// not implemented
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Sun Mar 04 19:49:44 UTC 2018
    - 5.5K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/s390x/anames.go

    	"VNC",
    	"VAVG",
    	"VAVGB",
    	"VAVGH",
    	"VAVGF",
    	"VAVGG",
    	"VAVGL",
    	"VAVGLB",
    	"VAVGLH",
    	"VAVGLF",
    	"VAVGLG",
    	"VCKSM",
    	"VCEQ",
    	"VCEQB",
    	"VCEQH",
    	"VCEQF",
    	"VCEQG",
    	"VCEQBS",
    	"VCEQHS",
    	"VCEQFS",
    	"VCEQGS",
    	"VCH",
    	"VCHB",
    	"VCHH",
    	"VCHF",
    	"VCHG",
    	"VCHBS",
    	"VCHHS",
    	"VCHFS",
    	"VCHGS",
    	"VCHL",
    	"VCHLB",
    	"VCHLH",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Sep 05 16:41:03 UTC 2023
    - 7.1K bytes
    - Viewed (0)
  3. src/crypto/internal/nistec/p256_asm_s390x.s

    	VL   16(CPOOL), PL
    	VL   0(CPOOL), PH
    
    	VL   16(P1ptr), Y1H
    	VPDI $0x4, Y1H, Y1H, Y1H
    	VL   0(P1ptr), Y1L
    	VPDI $0x4, Y1L, Y1L, Y1L
    
    	VLREPG cond+8(FP), SEL1
    	VZERO  ZER
    	VCEQG  SEL1, ZER, SEL1
    
    	VSCBIQ Y1L, PL, CAR1
    	VSQ    Y1L, PL, T1L
    	VSBIQ  PH, Y1H, CAR1, T1H
    
    	VSEL Y1L, T1L, SEL1, Y1L
    	VSEL Y1H, T1H, SEL1, Y1H
    
    	VPDI $0x4, Y1H, Y1H, Y1H
    	VST  Y1H, 16(P1ptr)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 55.4K bytes
    - Viewed (0)
  4. src/crypto/internal/nistec/p256_asm_ppc64le.s

    	// matter.
    
    	LXVD2X (P1ptr+R0), X2H
    	LXVD2X (P1ptr+R16), X2L
    	LXVD2X (P1ptr+R17), Y2H
    	LXVD2X (P1ptr+R18), Y2L
    	LXVD2X (P1ptr+R19), Z2H
    	LXVD2X (P1ptr+R20), Z2L
    
    	VCMPEQUD SEL2, IDX, SEL1 // VCEQG SEL2, IDX, SEL1 OK
    
    	// This will result in SEL1 being all 0s or 1s, meaning
    	// the result is either X1L or X2L, no individual byte
    	// selection.
    
    	VSEL X1L, X2L, SEL1, X1L
    	VSEL X1H, X2H, SEL1, X1H
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Mar 04 17:29:44 UTC 2024
    - 56.5K bytes
    - Viewed (0)
Back to top