Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 7 of 7 for SRAWconst (0.2 sec)

  1. src/cmd/compile/internal/ssa/_gen/PPC64.rules

    (MOVWZreg (SRWconst [c] (MOVWZreg x))) => (SRWconst [c] (MOVWZreg x))
    (MOV(B|H|W)reg (SRAWconst [c] (MOVBreg x))) => (SRAWconst [c] (MOVBreg x))
    (MOV(H|W)reg (SRAWconst [c] (MOVHreg x))) => (SRAWconst [c] (MOVHreg x))
    (MOVWreg (SRAWconst [c] (MOVWreg x))) => (SRAWconst [c] (MOVWreg x))
    
    (MOV(WZ|W)reg (S(R|RA)Wconst [c] x)) && sizeof(x.Type) <= 32 => (S(R|RA)Wconst [c] x)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/rewritePPC64.go

    			break
    		}
    		c := auxIntToInt64(y.AuxInt)
    		if !(uint64(c) <= 0x7F) {
    			break
    		}
    		v.copyOf(y)
    		return true
    	}
    	// match: (MOVBreg (SRAWconst [c] (MOVBreg x)))
    	// result: (SRAWconst [c] (MOVBreg x))
    	for {
    		if v_0.Op != OpPPC64SRAWconst {
    			break
    		}
    		c := auxIntToInt64(v_0.AuxInt)
    		v_0_0 := v_0.Args[0]
    		if v_0_0.Op != OpPPC64MOVBreg {
    			break
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 360.2K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/S390X.rules

    (S(LW|RW|RAW) x (MOVDconst [c])) && c&32 == 0 => (S(LW|RW|RAW)const x [uint8(c&31)])
    (S(LW|RW)     _ (MOVDconst [c])) && c&32 != 0 => (MOVDconst [0])
    (SRAW         x (MOVDconst [c])) && c&32 != 0 => (SRAWconst x [31])
    
    // Shifts only use the rightmost 6 bits of the shift value.
    (S(LD|RD|RAD|LW|RW|RAW) x (RISBGZ y {r}))
      && r.Amount == 0
      && r.OutMask()&63 == 63
      => (S(LD|RD|RAD|LW|RW|RAW) x y)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 74.3K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    		{name: "SRADconst", argLength: 1, reg: gp11cxer, asm: "SRAD", aux: "Int64"}, // signed arg0 >> auxInt, 0 <= auxInt < 64, 64 bit width
    		{name: "SRAWconst", argLength: 1, reg: gp11cxer, asm: "SRAW", aux: "Int64"}, // signed arg0 >> auxInt, 0 <= auxInt < 32, 32 bit width
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/S390XOps.go

    		{name: "SRADconst", argLength: 1, reg: gp11, asm: "SRAD", aux: "UInt8", clobberFlags: true}, // signed arg0 >> auxint, shift amount 0-63
    		{name: "SRAWconst", argLength: 1, reg: gp11, asm: "SRAW", aux: "UInt8", clobberFlags: true}, // signed int32(arg0) >> auxint, shift amount 0-31
    
    		// Rotate instructions.
    		// Note: no RLLGconst - use RISBGZ instead.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 24 00:21:13 UTC 2023
    - 52.5K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/rewriteS390X.go

    	return false
    }
    func rewriteValueS390X_OpS390XSRAWconst(v *Value) bool {
    	v_0 := v.Args[0]
    	// match: (SRAWconst x [0])
    	// result: x
    	for {
    		if auxIntToUint8(v.AuxInt) != 0 {
    			break
    		}
    		x := v_0
    		v.copyOf(x)
    		return true
    	}
    	// match: (SRAWconst [c] (MOVDconst [d]))
    	// result: (MOVDconst [int64(int32(d))>>uint64(c)])
    	for {
    		c := auxIntToUint8(v.AuxInt)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 395.1K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/opGen.go

    			outputs: []outputInfo{
    				{0, 1073733624}, // R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27 R28 R29
    			},
    		},
    	},
    	{
    		name:    "SRAWconst",
    		auxType: auxInt64,
    		argLen:  1,
    		asm:     ppc64.ASRAW,
    		reg: regInfo{
    			inputs: []inputInfo{
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top