- Sort Score
- Result 10 results
- Languages All
Results 1 - 8 of 8 for SHRB (0.09 sec)
-
src/cmd/internal/obj/x86/anames.go
"SGDT", "SHA1MSG1", "SHA1MSG2", "SHA1NEXTE", "SHA1RNDS4", "SHA256MSG1", "SHA256MSG2", "SHA256RNDS2", "SHLB", "SHLL", "SHLQ", "SHLW", "SHLXL", "SHLXQ", "SHRB", "SHRL", "SHRQ", "SHRW", "SHRXL", "SHRXQ", "SHUFPD", "SHUFPS", "SIDT", "SLDTL", "SLDTQ", "SLDTW", "SMSWL", "SMSWQ", "SMSWW", "SQRTPD", "SQRTPS",
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 11 18:32:50 UTC 2023 - 19.1K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/386Ops.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Mar 14 08:10:32 UTC 2023 - 45.1K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/AMD64.rules
(Rsh8Ux(64|32|16|8) <t> x y) && !shiftIsBounded(v) => (ANDL (SHRB <t> x y) (SBBLcarrymask <t> (CMP(Q|L|W|B)const y [8]))) (Rsh64Ux(64|32|16|8) x y) && shiftIsBounded(v) => (SHRQ x y) (Rsh32Ux(64|32|16|8) x y) && shiftIsBounded(v) => (SHRL x y) (Rsh16Ux(64|32|16|8) x y) && shiftIsBounded(v) => (SHRW x y) (Rsh8Ux(64|32|16|8) x y) && shiftIsBounded(v) => (SHRB x y)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Mar 12 19:38:41 UTC 2024 - 93.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/amd64enc.s
SHRB $1, (BX) // d02b SHRB $1, (R11) // 41d02b SHRB $1, DL // d0ea SHRB $1, R11 // 41d0eb SHRB CL, (BX) // d22b SHRB CL, (R11) // 41d22b SHRB CL, DL // d2ea SHRB CL, R11 // 41d2eb
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Oct 08 21:38:44 UTC 2021 - 581.9K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/rewrite386.go
break } x := v_0 v.copyOf(x) return true } return false } func rewriteValue386_Op386SHRB(v *Value) bool { v_1 := v.Args[1] v_0 := v.Args[0] // match: (SHRB x (MOVLconst [c])) // cond: c&31 < 8 // result: (SHRBconst [int8(c&31)] x) for { x := v_0 if v_1.Op != Op386MOVLconst { break } c := auxIntToInt32(v_1.AuxInt) if !(c&31 < 8) {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Apr 21 21:05:46 UTC 2023 - 262.4K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/AMD64Ops.go
{name: "SHRL", argLength: 2, reg: gp21shift, asm: "SHRL", resultInArg0: true, clobberFlags: true}, {name: "SHRW", argLength: 2, reg: gp21shift, asm: "SHRW", resultInArg0: true, clobberFlags: true}, {name: "SHRB", argLength: 2, reg: gp21shift, asm: "SHRB", resultInArg0: true, clobberFlags: true}, {name: "SHRQconst", argLength: 1, reg: gp11, asm: "SHRQ", aux: "Int8", resultInArg0: true, clobberFlags: true},
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Aug 04 16:40:24 UTC 2023 - 98K bytes - Viewed (1) -
src/cmd/compile/internal/ssa/rewriteAMD64.go
return true } // match: (SHRB _ (MOVQconst [c])) // cond: c&31 >= 8 // result: (MOVLconst [0]) for { if v_1.Op != OpAMD64MOVQconst { break } c := auxIntToInt64(v_1.AuxInt) if !(c&31 >= 8) { break } v.reset(OpAMD64MOVLconst) v.AuxInt = int32ToAuxInt(0) return true } // match: (SHRB _ (MOVLconst [c])) // cond: c&31 >= 8
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Mar 12 19:38:41 UTC 2024 - 712.7K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/opGen.go
inputs: []inputInfo{ {1, 2}, // CX {0, 239}, // AX CX DX BX BP SI DI }, outputs: []outputInfo{ {0, 239}, // AX CX DX BX BP SI DI }, }, }, { name: "SHRB", argLen: 2, resultInArg0: true, clobberFlags: true, asm: x86.ASHRB, reg: regInfo{ inputs: []inputInfo{ {1, 2}, // CX {0, 239}, // AX CX DX BX BP SI DI
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 1M bytes - Viewed (0)