- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 12 for SB (0.13 sec)
-
src/cmd/asm/internal/asm/testdata/mips.s
// outcode(int($1), &nullgen, 0, &nullgen); // } SYSCALL BEQ R1, 2(PC) RET // More JMP/JAL cases, and canonical names JMP, CALL. JAL foo(SB) // CALL foo(SB) BEQ R1, 2(PC) JMP foo(SB) CALL foo(SB) RET foo(SB) // unary operation NEGW R1, R2 // 00011023 CLZ R1, R2 // 70221020 CLO R1, R2 // 70221021 WSBH R1, R2 // 7c0110a0 SEB R1, R2 // 7c011420
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Tue Aug 08 12:17:12 GMT 2023 - 6.7K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/riscv64.s
MOVD F0, F1 // d3000022 // TLS load with local-exec (LUI + ADDIW + ADD of TP + load) MOV tls(SB), X5 // b70f00009b8f0f00b38f4f0083b20f00 MOVB tls(SB), X5 // b70f00009b8f0f00b38f4f0083820f00 // TLS store with local-exec (LUI + ADDIW + ADD of TP + store) MOV X5, tls(SB) // b70f00009b8f0f00b38f4f0023b05f00 MOVB X5, tls(SB) // b70f00009b8f0f00b38f4f0023805f00 // NOT pseudo-instruction NOT X5 // 93c2f2ff
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Fri Mar 22 04:42:21 GMT 2024 - 16.7K bytes - Viewed (1) -
src/cmd/asm/internal/asm/testdata/mips64.s
// { // outcode(int($1), &nullgen, 0, &nullgen); // } SYSCALL BEQ R1, 2(PC) RET // More JMP/JAL cases, and canonical names JMP, CALL. JAL foo(SB) // CALL foo(SB) BEQ R1, 2(PC) JMP foo(SB) CALL foo(SB) RET foo(SB) // unary operation NEGW R1, R2 // 00011023 NEGV R1, R2 // 0001102f WSBH R1, R2 // 7c0110a0 DSBH R1, R2 // 7c0110a4 DSHD R1, R2 // 7c011164
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Tue Aug 08 12:17:12 GMT 2023 - 12.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm.s
MOVBU.W -0x00ffffff(R2), R1 // MOVBU.W -16777215(R2), R1 MOVB R0, math·Exp(SB) // MOVB R0, math.Exp(SB) MOVB math·Exp(SB), R0 // MOVB math.Exp(SB), R0 MOVBS R0, math·Exp(SB) // MOVBS R0, math.Exp(SB) MOVBS math·Exp(SB), R0 // MOVBS math.Exp(SB), R0 MOVBU R0, math·Exp(SB) // MOVBU R0, math.Exp(SB) MOVBU math·Exp(SB), R0 // MOVBU math.Exp(SB), R0 MOVB R2, R0>>28(R1) // 202ec1e7
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Fri Dec 15 20:51:01 GMT 2023 - 69K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64.s
// RET RET RET foo(SB) // B/BL/B.cond cases, and canonical names JMP, CALL. BL 1(PC) // CALL 1(PC) BL (R2) // CALL (R2) BL foo(SB) // CALL foo(SB) BL bar<>(SB) // CALL bar<>(SB) B foo(SB) // JMP foo(SB) BEQ 1(PC) BEQ 2(PC) TBZ $1, R1, 2(PC) TBNZ $2, R2, 2(PC) JMP foo(SB) CALL foo(SB) // ADR ADR next, R11 // ADR R11 // 2b000010
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Fri Dec 08 03:28:17 GMT 2023 - 94.9K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/s390x.s
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Wed Nov 22 03:55:32 GMT 2023 - 21.6K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/riscv64error.s
// Copyright 2021 The Go Authors. All rights reserved. // Use of this source code is governed by a BSD-style // license that can be found in the LICENSE file. TEXT errors(SB),$0 MOV $errors(SB), (X5) // ERROR "address load must target register" MOV $8(SP), (X5) // ERROR "address load must target register" MOVB $8(SP), X5 // ERROR "unsupported address load" MOVH $8(SP), X5 // ERROR "unsupported address load"
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Sun Apr 07 03:32:27 GMT 2024 - 2.8K bytes - Viewed (0) -
okhttp/src/main/resources/okhttp3/internal/publicsuffix/PublicSuffixDatabase.gz
sasebo.nagasaki.jp saskatchewan.museum sassari.it satosho.okayama.jp satsumasendai.kagoshima.jp satte.saitama.jp satx.museum sauda.no sauherad.no savannahga.museum save saves-the-whales.com savona.it saxo sayama.osaka.jp sayama.saitama.jp sayo.hyogo.jp sb sb.ua sbi sbs sc sc.cn sc.gov.br sc.ke sc.kr sc.leg.br sc.ls sc.tz sc.ug sc.us sca scalebook.scw.cloud scb sch.ae sch.id sch.ir sch.jo sch.lk sch.ly sch.ng sch.qa sch.sa sch.so sch.ss sch.tf sch.wf sch.zm schaeffler schlesisches.museum schmidt schoenbrunn.museum...
Others - Registered: Fri May 03 11:42:14 GMT 2024 - Last Modified: Wed Dec 20 23:27:07 GMT 2023 - 40.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/ppc64.s
// In case of index mode instructions, usage of // (Rx)(R0) is equivalent to (Rx+R0) // In case of base+displacement mode instructions if // the offset is 0, usage of (Rx) is equivalent to 0(Rx) TEXT asmtest(SB),DUPOK|NOSPLIT,$0 // move constants MOVD $1, R3 // 38600001 MOVD $-1, R4 // 3880ffff MOVD $65535, R5 // 6005ffff MOVD $65536, R6 // 3cc00001
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Wed Apr 24 15:53:25 GMT 2024 - 49K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm64error.s
// Copyright 2018 The Go Authors. All rights reserved. // Use of this source code is governed by a BSD-style // license that can be found in the LICENSE file. TEXT errors(SB),$0 AND $1, RSP // ERROR "illegal source register" ANDS $1, R0, RSP // ERROR "illegal combination" ADDSW R7->32, R14, R13 // ERROR "shift amount out of range 0 to 31"
Others - Registered: Tue Apr 30 11:13:12 GMT 2024 - Last Modified: Fri Dec 08 03:28:17 GMT 2023 - 37.8K bytes - Viewed (0)