Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 43 for SB (0.13 sec)

  1. src/cmd/asm/internal/asm/testdata/loong64enc2.s

    	// relocation instructions
    	MOVW	R4, name(SB)		// 1e00001ac4038029
    	MOVWU	R4, name(SB)		// 1e00001ac4038029
    	MOVV	R4, name(SB)		// 1e00001ac403c029
    	MOVB	R4, name(SB)		// 1e00001ac4030029
    	MOVBU	R4, name(SB)		// 1e00001ac4030029
    	MOVF	F4, name(SB)		// 1e00001ac403402b
    	MOVD	F4, name(SB)		// 1e00001ac403c02b
    	MOVW	name(SB), R4		// 1e00001ac4038028
    	MOVWU	name(SB), R4		// 1e00001ac403802a
    	MOVV	name(SB), R4		// 1e00001ac403c028
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Mon Apr 10 15:50:11 GMT 2023
    - 3K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/386.s

    #include "../../../../../runtime/textflag.h"
    
    TEXT foo(SB), DUPOK|NOSPLIT, $0
    
    // LTYPE1 nonrem	{ outcode(int($1), &$2); }
    	SETCC	AX
    	SETCC	foo+4(SB)
    
    // LTYPE2 rimnon	{ outcode(int($1), &$2); }
    	DIVB	AX
    	DIVB	foo+4(SB)
    	PUSHL	$foo+4(SB)
    	POPL		AX
    
    // LTYPE3 rimrem	{ outcode(int($1), &$2); }
    	SUBB	$1, AX
    	SUBB	$1, foo+4(SB)
    	SUBB	BX, AX
    	SUBB	BX, foo+4(SB)
    
    // LTYPE4 remrim	{ outcode(int($1), &$2); }
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Apr 09 18:57:21 GMT 2019
    - 2K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/amd64dynlinkerror.s

    // See issue 43661.
    
    TEXT ·a1(SB), 0, $0-0
    	CMPL runtime·writeBarrier(SB), $0
    	MOVL $0, R15
    	RET
    TEXT ·a2(SB), 0, $0-0
    	CMPL runtime·writeBarrier(SB), $0
    	MOVQ $0, R15
    	RET
    TEXT ·a3(SB), 0, $0-0
    	CMPL runtime·writeBarrier(SB), $0
    	XORL R15, R15
    	RET
    TEXT ·a4(SB), 0, $0-0
    	CMPL runtime·writeBarrier(SB), $0
    	XORQ R15, R15
    	RET
    TEXT ·a5(SB), 0, $0-0
    	CMPL runtime·writeBarrier(SB), $0
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Mar 15 20:45:41 GMT 2023
    - 4.8K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/armerror.s

    	MOVW	CPSR, errors(SB)   // ERROR "illegal combination"
    	MOVW	errors(SB), CPSR   // ERROR "illegal combination"
    	MOVW	FPSR, errors(SB)   // ERROR "illegal combination"
    	MOVW	errors(SB), FPSR   // ERROR "illegal combination"
    	MOVW	F0, errors(SB)     // ERROR "illegal combination"
    	MOVW	errors(SB), F0     // ERROR "illegal combination"
    	MOVW	$20, errors(SB)    // ERROR "illegal combination"
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Nov 03 14:06:21 GMT 2017
    - 14.4K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/mips.s

    	//		outcode(int($1), &nullgen, 0, &nullgen);
    	//	}
    	SYSCALL
    	BEQ	R1, 2(PC)
    	RET
    
    
    	// More JMP/JAL cases, and canonical names JMP, CALL.
    
    	JAL	foo(SB)	// CALL foo(SB)
    	BEQ	R1, 2(PC)
    	JMP	foo(SB)
    	CALL	foo(SB)
    	RET	foo(SB)
    
    	// unary operation
    	NEGW	R1, R2 // 00011023
    	CLZ	R1, R2 // 70221020
    	CLO	R1, R2 // 70221021
    
    	WSBH	R1, R2 // 7c0110a0
    
    	SEB	R1, R2 // 7c011420
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Aug 08 12:17:12 GMT 2023
    - 6.7K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/riscv64.s

    	MOVD	F0, F1					// d3000022
    
    	// TLS load with local-exec (LUI + ADDIW + ADD of TP + load)
    	MOV	tls(SB), X5				// b70f00009b8f0f00b38f4f0083b20f00
    	MOVB	tls(SB), X5				// b70f00009b8f0f00b38f4f0083820f00
    
    	// TLS store with local-exec (LUI + ADDIW + ADD of TP + store)
    	MOV	X5, tls(SB)				// b70f00009b8f0f00b38f4f0023b05f00
    	MOVB	X5, tls(SB)				// b70f00009b8f0f00b38f4f0023805f00
    
    	// NOT pseudo-instruction
    	NOT	X5					// 93c2f2ff
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Mar 22 04:42:21 GMT 2024
    - 16.7K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/duperror.s

    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    TEXT foo(SB), 0, $0
    	RET
    TEXT foo(SB), 0, $0 // ERROR "symbol foo redeclared"
    	RET
    
    GLOBL bar(SB), 0, $8
    GLOBL bar(SB), 0, $8 // ERROR "symbol bar redeclared"
    
    DATA bar+0(SB)/8, $0
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Mon Dec 05 23:21:07 GMT 2022
    - 404 bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/testdata/amd64.s

    #include "../../../../../runtime/textflag.h"
    
    TEXT	foo(SB), DUPOK|NOSPLIT, $0
    
    // LTYPE1 nonrem	{ outcode($1, &$2); }
    	NEGQ	R11
    	NEGQ	4(R11)
    	NEGQ	foo+4(SB)
    
    // LTYPE2 rimnon	{ outcode($1, &$2); }
    	INT	$4
    	DIVB	R11
    	DIVB	4(R11)
    	DIVB	foo+4(SB)
    
    // LTYPE3 rimrem	{ outcode($1, &$2); }
    	SUBQ $4, DI
    	SUBQ R11, DI
    	SUBQ 4(R11), DI
    	SUBQ foo+4(SB), DI
    	SUBQ $4, 8(R12)
    	SUBQ R11, 8(R12)
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Apr 09 18:57:21 GMT 2019
    - 3.3K bytes
    - Viewed (0)
  9. src/cmd/asm/internal/asm/testdata/loong64.s

    // license that can be found in the LICENSE file.
    
    #include "../../../../../runtime/textflag.h"
    // TODO: cover more instruction
    
    TEXT foo(SB),DUPOK|NOSPLIT,$0
    	JAL	1(PC)	//CALL 1(PC)	//00040054
    	JAL	(R4)	//CALL (R4)	//8100004c
    	// relocation in play so the assembled offset should be 0
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Mar 22 18:50:59 GMT 2023
    - 434 bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/386enc.s

    // Copyright 2018 The Go Authors. All rights reserved.
    // Use of this source code is governed by a BSD-style
    // license that can be found in the LICENSE file.
    
    #include "../../../../../runtime/textflag.h"
    
    TEXT asmtest(SB),DUPOK|NOSPLIT,$0
    	// Instructions that were encoded with BYTE sequences.
    	// Included to simplify validation of CL that fixed that.
    	MOVQ (AX), M0  // 0f6f00
    	MOVQ M0, 8(SP) // 0f7f442408
    	MOVQ 8(SP), M0 // 0f6f442408
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Apr 11 18:32:50 GMT 2023
    - 1.2K bytes
    - Viewed (0)
Back to top