- Sort Score
- Result 10 results
- Languages All
Results 1 - 6 of 6 for REG_ELEM (0.11 sec)
-
src/cmd/asm/internal/arch/arm64.go
if !isIndex { return nil } a.Reg = arm64.REG_ELEM + (reg & 31) + ((arm64.ARNG_B & 15) << 5) a.Index = num case "H": if !isIndex { return nil } a.Reg = arm64.REG_ELEM + (reg & 31) + ((arm64.ARNG_H & 15) << 5) a.Index = num case "S": if !isIndex { return nil } a.Reg = arm64.REG_ELEM + (reg & 31) + ((arm64.ARNG_S & 15) << 5) a.Index = num case "D":
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Sep 29 09:04:58 UTC 2022 - 10.4K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/list7.go
case REG_LSL <= r && r < (REG_LSL+1<<8): return fmt.Sprintf("R%d<<%d", r&31, (r>>5)&7) case REG_ARNG <= r && r < REG_ELEM: return fmt.Sprintf("V%d.%s", r&31, arrange((r>>5)&15)) case REG_ELEM <= r && r < REG_ELEM_END: return fmt.Sprintf("V%d.%s", r&31, arrange((r>>5)&15)) } // Return system register name. name, _, _ := SysRegEnc(int16(r)) if name != "" {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Oct 18 17:56:30 UTC 2023 - 6K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/a.out.go
REG_RSP = REG_V31 + 32 // to differentiate ZR/SP, REG_RSP&0x1f = 31 ) // bits 0-4 indicates register: Vn // bits 5-8 indicates arrangement: <T> const ( REG_ARNG = obj.RBaseARM64 + 1<<10 + iota<<9 // Vn.<T> REG_ELEM // Vn.<T>[index] REG_ELEM_END ) // Not registers, but flags that can be combined with regular register // constants to indicate extended register conversion. When checking,
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Oct 18 17:56:30 UTC 2023 - 18.1K bytes - Viewed (0) -
src/cmd/internal/obj/util.go
if a.Name != NAME_NONE || a.Sym != nil { a.WriteNameTo(w) fmt.Fprintf(w, "(%v)(REG)", Rconv(int(a.Reg))) } else { io.WriteString(w, Rconv(int(a.Reg))) } if (RBaseARM64+1<<10+1<<9) /* arm64.REG_ELEM */ <= a.Reg && a.Reg < (RBaseARM64+1<<11) /* arm64.REG_ELEM_END */ { fmt.Fprintf(w, "[%d]", a.Index) } case TYPE_BRANCH: if a.Sym != nil {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 17.5K bytes - Viewed (0) -
src/cmd/internal/obj/link.go
// Encoding: // type = TYPE_REG // reg = REG_ARNG + register + arrangement // // reg.<T>[index] // Register element for ARM64 // Encoding: // type = TYPE_REG // reg = REG_ELEM + register + arrangement // index = element index type Addr struct { Reg int16 Index int16 Scale int16 // Sometimes holds a register. Type AddrType Name AddrName Class int8
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 19:57:43 UTC 2024 - 33.1K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/asm7.go
return C_ZREG case REG_F0 <= r && r <= REG_F31: return C_FREG case REG_V0 <= r && r <= REG_V31: return C_VREG case r == REGSP: return C_RSP case r >= REG_ARNG && r < REG_ELEM: return C_ARNG case r >= REG_ELEM && r < REG_ELEM_END: return C_ELEM case r >= REG_UXTB && r < REG_SPECIAL, r >= REG_LSL && r < REG_ARNG: return C_EXTREG case r >= REG_SPECIAL: return C_SPR }
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 201.1K bytes - Viewed (0)