- Sort Score
- Result 10 results
- Languages All
Results 1 - 5 of 5 for REG_ARNG (0.17 sec)
-
src/cmd/asm/internal/arch/arm64.go
} a.Reg = arm64.REG_ARNG + (reg & 31) + ((arm64.ARNG_8B & 15) << 5) case "B16": if isIndex { return errors.New("invalid register extension") } a.Reg = arm64.REG_ARNG + (reg & 31) + ((arm64.ARNG_16B & 15) << 5) case "H4": if isIndex { return errors.New("invalid register extension") } a.Reg = arm64.REG_ARNG + (reg & 31) + ((arm64.ARNG_4H & 15) << 5) case "H8":
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Sep 29 09:04:58 UTC 2022 - 10.4K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/list7.go
} // bits 0-4 indicate register, bits 5-7 indicate shift amount, bit 8 equals to 0. case REG_LSL <= r && r < (REG_LSL+1<<8): return fmt.Sprintf("R%d<<%d", r&31, (r>>5)&7) case REG_ARNG <= r && r < REG_ELEM: return fmt.Sprintf("V%d.%s", r&31, arrange((r>>5)&15)) case REG_ELEM <= r && r < REG_ELEM_END: return fmt.Sprintf("V%d.%s", r&31, arrange((r>>5)&15)) } // Return system register name.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Oct 18 17:56:30 UTC 2023 - 6K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/a.out.go
REG_V29 REG_V30 REG_V31 REG_RSP = REG_V31 + 32 // to differentiate ZR/SP, REG_RSP&0x1f = 31 ) // bits 0-4 indicates register: Vn // bits 5-8 indicates arrangement: <T> const ( REG_ARNG = obj.RBaseARM64 + 1<<10 + iota<<9 // Vn.<T> REG_ELEM // Vn.<T>[index] REG_ELEM_END ) // Not registers, but flags that can be combined with regular register
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Oct 18 17:56:30 UTC 2023 - 18.1K bytes - Viewed (0) -
src/cmd/internal/obj/link.go
// // reg.<T> // Register arrangement for ARM64 SIMD register // e.g.: V1.S4, V2.S2, V7.D2, V2.H4, V6.B16 // Encoding: // type = TYPE_REG // reg = REG_ARNG + register + arrangement // // reg.<T>[index] // Register element for ARM64 // Encoding: // type = TYPE_REG // reg = REG_ELEM + register + arrangement // index = element index
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 19:57:43 UTC 2024 - 33.1K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/asm7.go
return C_FREG case REG_V0 <= r && r <= REG_V31: return C_VREG case r == REGSP: return C_RSP case r >= REG_ARNG && r < REG_ELEM: return C_ARNG case r >= REG_ELEM && r < REG_ELEM_END: return C_ELEM case r >= REG_UXTB && r < REG_SPECIAL, r >= REG_LSL && r < REG_ARNG: return C_EXTREG case r >= REG_SPECIAL: return C_SPR } return C_GOK }
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 201.1K bytes - Viewed (0)