Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 4 of 4 for IVAC (0.05 sec)

  2. github.com/golang/go

    src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/inst.go 

    	sysInstFields{6, 8, 5, 5}:  {sys_TLBI, "RVALE3OS", true},
	sysInstFields{6, 8, 6, 1}:  {sys_TLBI, "RVAE3", true},
	sysInstFields{6, 8, 6, 5}:  {sys_TLBI, "RVALE3", true},
	sysInstFields{0, 7, 6, 1}:  {sys_DC, "IVAC", true},
	sysInstFields{0, 7, 6, 2}:  {sys_DC, "ISW", true},
	sysInstFields{0, 7, 10, 2}: {sys_DC, "CSW", true},
	sysInstFields{0, 7, 14, 2}: {sys_DC, "CISW", true},
	sysInstFields{3, 7, 4, 1}:  {sys_DC, "ZVA", true},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 19 23:33:33 UTC 2023
    - 21.5K bytes
    - Viewed (0)
  3. github.com/golang/go

    src/cmd/asm/internal/asm/testdata/arm64error.s 

    	DC	VAE1IS                                           // ERROR "illegal argument"
	DC	VAE1IS, R0                                       // ERROR "illegal argument"
	DC	IVAC                                             // ERROR "missing register at operand 2"
	AESD	V1.B8, V2.B8                                     // ERROR "invalid arrangement"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Dec 08 03:28:17 UTC 2023
    - 37.8K bytes
    - Viewed (0)
  4. github.com/golang/go

    src/cmd/asm/internal/asm/testdata/arm64enc.s 

    	CSINVW AL, R23, R21, R5                    // e5e2955a
	CSINV LO, R2, R11, R14                     // 4e308bda
	CSNEGW HS, R16, R29, R10                   // 0a269d5a
	CSNEG NE, R21, R19, R11                    // ab1693da
	DC IVAC, R1                                // 217608d5
	DCPS1 $11378                               // 418ea5d4
	DCPS2 $10699                               // 6239a5d4
	DCPS3 $24415                               // e3ebabd4
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Jul 24 01:11:41 UTC 2023
    - 43.9K bytes
    - Viewed (0)
  5. github.com/golang/go

    src/cmd/asm/internal/asm/testdata/arm64.s 

    	TLBI	RVALE3OS, ZR                       // bf850ed5
	TLBI	RVAE3, R29                         // 3d860ed5
	TLBI	RVALE3, R30                        // be860ed5

// DC instruction
	DC	IVAC, R0                           // 207608d5
	DC	ISW, R1                            // 417608d5
	DC	CSW, R2                            // 427a08d5
	DC	CISW, R3                           // 437e08d5
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Dec 08 03:28:17 UTC 2023
    - 94.9K bytes
    - Viewed (0)
Back to top