Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 7 of 7 for I64LtU (0.47 sec)

  1. src/cmd/compile/internal/ssa/_gen/Wasm.rules

    (Less16  x y) => (I64LtS (SignExt16to64 x) (SignExt16to64 y))
    (Less8   x y) => (I64LtS (SignExt8to64  x) (SignExt8to64  y))
    (Less64U ...) => (I64LtU ...)
    (Less32U x y) => (I64LtU (ZeroExt32to64 x) (ZeroExt32to64 y))
    (Less16U x y) => (I64LtU (ZeroExt16to64 x) (ZeroExt16to64 y))
    (Less8U  x y) => (I64LtU (ZeroExt8to64  x) (ZeroExt8to64  y))
    (Less(64|32)F ...) => (F(64|32)Lt ...)
    
    (Leq64  ...) => (I64LeS ...)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 17 03:56:57 UTC 2023
    - 16.9K bytes
    - Viewed (0)
  2. test/codegen/comparisons.go

    	}
    	return 0
    }
    
    func CmpToZeroU_ex1(a uint8, b uint16, c uint32, d uint64) int {
    	// wasm:"I64Eqz"-"I64LtU"
    	if 0 < a {
    		return 1
    	}
    	// wasm:"I64Eqz"-"I64LtU"
    	if 0 < b {
    		return 1
    	}
    	// wasm:"I64Eqz"-"I64LtU"
    	if 0 < c {
    		return 1
    	}
    	// wasm:"I64Eqz"-"I64LtU"
    	if 0 < d {
    		return 1
    	}
    	return 0
    }
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Apr 19 16:31:02 UTC 2024
    - 15.2K bytes
    - Viewed (0)
  3. src/cmd/internal/obj/wasm/anames.go

    	"F64Const",
    	"I32Eqz",
    	"I32Eq",
    	"I32Ne",
    	"I32LtS",
    	"I32LtU",
    	"I32GtS",
    	"I32GtU",
    	"I32LeS",
    	"I32LeU",
    	"I32GeS",
    	"I32GeU",
    	"I64Eqz",
    	"I64Eq",
    	"I64Ne",
    	"I64LtS",
    	"I64LtU",
    	"I64GtS",
    	"I64GtU",
    	"I64LeS",
    	"I64LeU",
    	"I64GeS",
    	"I64GeU",
    	"F32Eq",
    	"F32Ne",
    	"F32Lt",
    	"F32Gt",
    	"F32Le",
    	"F32Ge",
    	"F64Eq",
    	"F64Ne",
    	"F64Lt",
    	"F64Gt",
    	"F64Le",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 02 05:28:55 UTC 2023
    - 2.8K bytes
    - Viewed (0)
  4. src/internal/bytealg/compare_wasm.s

    	Call cmpbody<>(SB)
    	I64Store ret+32(FP)
    	RET
    
    // params: a, alen, b, blen
    // ret: -1/0/1
    TEXT cmpbody<>(SB), NOSPLIT, $0-0
    	// len = min(alen, blen)
    	Get R1
    	Get R3
    	Get R1
    	Get R3
    	I64LtU
    	Select
    	Set R4
    
    	Get R0
    	I32WrapI64
    	Get R2
    	I32WrapI64
    	Get R4
    	I32WrapI64
    	Call memcmp<>(SB)
    	I64ExtendI32S
    	Tee R5
    
    	I64Eqz
    	If
    		// check length
    		Get R1
    		Get R3
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Oct 11 04:00:35 UTC 2019
    - 1.4K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/WasmOps.go

    		{name: "I64Ne", asm: "I64Ne", argLength: 2, reg: gp21, typ: "Bool"},   // arg0 != arg1
    		{name: "I64LtS", asm: "I64LtS", argLength: 2, reg: gp21, typ: "Bool"}, // arg0 < arg1 (signed)
    		{name: "I64LtU", asm: "I64LtU", argLength: 2, reg: gp21, typ: "Bool"}, // arg0 < arg1 (unsigned)
    		{name: "I64GtS", asm: "I64GtS", argLength: 2, reg: gp21, typ: "Bool"}, // arg0 > arg1 (signed)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 24 00:21:13 UTC 2023
    - 17.7K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/rewriteWasm.go

    	typ := &b.Func.Config.Types
    	// match: (I64LtU (I64Const [0]) x)
    	// result: (I64Eqz (I64Eqz x))
    	for {
    		if v_0.Op != OpWasmI64Const || auxIntToInt64(v_0.AuxInt) != 0 {
    			break
    		}
    		x := v_1
    		v.reset(OpWasmI64Eqz)
    		v0 := b.NewValue0(v.Pos, OpWasmI64Eqz, typ.Bool)
    		v0.AddArg(x)
    		v.AddArg(v0)
    		return true
    	}
    	// match: (I64LtU x (I64Const [1]))
    	// result: (I64Eqz x)
    	for {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 17 03:56:57 UTC 2023
    - 108.6K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/opGen.go

    			},
    			outputs: []outputInfo{
    				{0, 65535}, // R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15
    			},
    		},
    	},
    	{
    		name:   "I64LtU",
    		argLen: 2,
    		asm:    wasm.AI64LtU,
    		reg: regInfo{
    			inputs: []inputInfo{
    				{0, 281474976776191}, // R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 SP
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 1M bytes
    - Viewed (0)
Back to top