- Sort Score
- Result 10 results
- Languages All
Results 1 - 6 of 6 for AROLW (0.08 sec)
-
src/cmd/internal/obj/riscv/cpu.go
AANDN AORN AXNOR ACLZ ACLZW ACTZ ACTZW ACPOP ACPOPW AMAX AMAXU AMIN AMINU ASEXTB ASEXTH AZEXTH // 1.3: Bitwise Rotation (Zbb) AROL AROLW AROR ARORI ARORIW ARORW AORCB AREV8 // 1.5: Single-bit Instructions (Zbs) ABCLR ABCLRI ABEXT ABEXTI ABINV ABINVI ABSET ABSETI
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Mar 20 14:19:33 UTC 2024 - 13.1K bytes - Viewed (0) -
src/cmd/internal/obj/x86/aenum.go
ARDPKRU ARDPMC ARDRANDL ARDRANDQ ARDRANDW ARDSEEDL ARDSEEDQ ARDSEEDW ARDTSC ARDTSCP AREP AREPN ARETFL ARETFQ ARETFW AROLB AROLL AROLQ AROLW ARORB ARORL ARORQ ARORW ARORXL ARORXQ AROUNDPD AROUNDPS AROUNDSD AROUNDSS ARSM ARSQRTPS ARSQRTSS ASAHF ASALB ASALL ASALQ ASALW ASARB
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 11 18:32:50 UTC 2023 - 16.3K bytes - Viewed (0) -
src/cmd/internal/obj/riscv/inst.go
return &inst{0x3b, 0x7, 0x0, 32, 0x1} case AREMW: return &inst{0x3b, 0x6, 0x0, 32, 0x1} case AREV8: return &inst{0x13, 0x5, 0x18, 1720, 0x35} case AROL: return &inst{0x33, 0x1, 0x0, 1536, 0x30} case AROLW: return &inst{0x3b, 0x1, 0x0, 1536, 0x30} case AROR: return &inst{0x33, 0x5, 0x0, 1536, 0x30} case ARORI: return &inst{0x13, 0x5, 0x0, 1536, 0x30} case ARORIW: return &inst{0x1b, 0x5, 0x0, 1536, 0x30}
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Mar 20 14:19:33 UTC 2024 - 13.9K bytes - Viewed (0) -
src/cmd/internal/obj/riscv/obj.go
// Rotation instructions are supported natively. return []*instruction{ins} } switch ins.as { case AROL, AROLW, AROR, ARORW: // ROL -> OR (SLL x y) (SRL x (NEG y)) // ROR -> OR (SRL x y) (SLL x (NEG y)) sllOp, srlOp := ASLL, ASRL if ins.as == AROLW || ins.as == ARORW { sllOp, srlOp = ASLLW, ASRLW } shift1, shift2 := sllOp, srlOp if ins.as == AROR || ins.as == ARORW {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Sun Apr 07 03:32:27 UTC 2024 - 77K bytes - Viewed (0) -
src/cmd/internal/obj/x86/asm6.go
{AROLB, yshb, Pb, opBytes{0xd0, 00, 0xc0, 00, 0xd2, 00}}, {AROLL, yshl, Px, opBytes{0xd1, 00, 0xc1, 00, 0xd3, 00, 0xd3, 00}}, {AROLQ, yshl, Pw, opBytes{0xd1, 00, 0xc1, 00, 0xd3, 00, 0xd3, 00}}, {AROLW, yshl, Pe, opBytes{0xd1, 00, 0xc1, 00, 0xd3, 00, 0xd3, 00}}, {ARORB, yshb, Pb, opBytes{0xd0, 01, 0xc0, 01, 0xd2, 01}}, {ARORL, yshl, Px, opBytes{0xd1, 01, 0xc1, 01, 0xd3, 01, 0xd3, 01}},
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 146.9K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/opGen.go
{0, 239}, // AX CX DX BX BP SI DI }, }, }, { name: "ROLW", argLen: 2, resultInArg0: true, clobberFlags: true, asm: x86.AROLW, reg: regInfo{ inputs: []inputInfo{ {1, 2}, // CX {0, 239}, // AX CX DX BX BP SI DI }, outputs: []outputInfo{ {0, 239}, // AX CX DX BX BP SI DI }, }, },
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 1M bytes - Viewed (0)