Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 26 for 32 (0.27 sec)

  1. src/cmd/asm/internal/asm/testdata/armv6.s

    	MOVD	(g), F3                                   // 003b9aed
    	MOVF	0x20(R3), F9       // MOVF 32(R3), F9     // 089a93ed
    	MOVD.EQ	0x20(R4), F9       // MOVD.EQ 32(R4), F9  // 089b940d
    	MOVF.NE	-0x20(g), F3       // MOVF.NE -32(g), F3  // 083a1a1d
    	MOVD	-0x20(g), F3       // MOVD -32(g), F3     // 083b1aed
    	MOVF	F9, (R4)                                  // 009a84ed
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Thu Dec 21 16:30:51 GMT 2017
    - 4.6K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/arm.s

    	MOVHU.W	R3, 0x20(R4)         // MOVHU.W R3, 32(R4)        // b032e4e1
    	MOVHU.P	R3, 0x20(R4)         // MOVHU.P R3, 32(R4)        // b032c4e0
    	MOVH	R3, -0x20(R4)        // MOVH R3, -32(R4)          // b03244e1
    	MOVH.W	R3, -0x20(R4)        // MOVH.W R3, -32(R4)        // b03264e1
    	MOVH.P	R3, -0x20(R4)        // MOVH.P R3, -32(R4)        // b03244e0
    	MOVHS	R3, -0x20(R4)        // MOVHS R3, -32(R4)         // b03244e1
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Dec 15 20:51:01 GMT 2023
    - 69K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/riscv64error.s

    	SRLI	$-1, X5, X6			// ERROR "immediate out of range 0 to 63"
    	SRAI	$-1, X5, X6			// ERROR "immediate out of range 0 to 63"
    	RORIW	$32, X5, X6			// ERROR "immediate out of range 0 to 31"
    	SLLIW	$32, X5, X6			// ERROR "immediate out of range 0 to 31"
    	SRLIW	$32, X5, X6			// ERROR "immediate out of range 0 to 31"
    	SRAIW	$32, X5, X6			// ERROR "immediate out of range 0 to 31"
    	RORIW	$-1, X5, X6			// ERROR "immediate out of range 0 to 31"
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Sun Apr 07 03:32:27 GMT 2024
    - 2.8K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/loong64enc1.s

    	DIVU	R4, R5	   		// a5102100
    	DIVU	R4, R5, R6	   	// a6102100
    	SRLV	R4, R5 			// a5101900
    	SRLV	R4, R5, R6 		// a6101900
    	SRLV	$4, R4, R5		// 85104500
    	SRLV	$4, R4			// 84104500
    	SRLV	$32, R4, R5 		// 85804500
    	SRLV	$32, R4			// 84804500
    
    	MASKEQZ	R4, R5, R6		// a6101300
    	MASKNEZ	R4, R5, R6		// a6901300
    
    	MOVFD	F4, F5			// 85241901
    	MOVDF	F4, F5			// 85181901
    	MOVWF	F4, F5			// 85101d01
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Mar 31 02:56:19 GMT 2023
    - 6.4K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/s390x.s

    	RLLG	$4, R2, R3              // eb320004001c
    
    	RNSBG	$0, $31, $32, R1, R2  // ec21001f2054
    	RXSBG	$17, $8, $16, R3, R4  // ec4311081057
    	ROSBG	$9, $24, $11, R5, R6  // ec6509180b56
    	RNSBGT	$0, $31, $32, R7, R8  // ec87801f2054
    	RXSBGT	$17, $8, $16, R9, R10 // eca991081057
    	ROSBGT	$9, $24, $11, R11, R0 // ec0b89180b56
    	RISBG	$0, $31, $32, R1, R2  // ec21001f2055
    	RISBGN	$17, $8, $16, R3, R4  // ec4311081059
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Wed Nov 22 03:55:32 GMT 2023
    - 21.6K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/arm64error.s

    TEXT errors(SB),$0
    	AND	$1, RSP                                          // ERROR "illegal source register"
    	ANDS	$1, R0, RSP                                      // ERROR "illegal combination"
    	ADDSW	R7->32, R14, R13                                 // ERROR "shift amount out of range 0 to 31"
    	ADD	R1.UXTB<<5, R2, R3                               // ERROR "shift amount out of range 0 to 4"
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Dec 08 03:28:17 GMT 2023
    - 37.8K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/arm64.s

    	FLDPQ	-1024(R0), (F1, F2)  // 010860ad
    	FLDPQ	(R0), (F1, F2)       // 010840ad
    	FLDPQ	16(R0), (F1, F2)     // 018840ad
    	FLDPQ	-16(R0), (F1, F2)    // 01887fad
    	FLDPQ.W	32(R0), (F1, F2)     // 0108c1ad
    	FLDPQ.P	32(R0), (F1, F2)     // 0108c1ac
    	FLDPQ	11(R0), (F1, F2)     // 1b2c0091610b40ad
    	FLDPQ	1024(R0), (F1, F2)   // 1b001091610b40ad
    	FLDPQ   4104(R0), (F1, F2)
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Fri Dec 08 03:28:17 GMT 2023
    - 94.9K bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/testdata/mips64.s

    	MOVBU	R12, R17	// 319100ff
    
    //	LMOVV addr ',' rreg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	MOVV	foo<>+3(SB), R2
    	MOVV	(R5), R18	// dcb20000
    	MOVV	8(R16), R4	// de040008
    	MOVV	-32(R14), R1	// ddc1ffe0
    	LLV	(R1), R2	// d0220000
    
    //	LMOVW addr ',' rreg
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    	MOVW	foo<>+3(SB), R2
    	MOVW	(R11), R22	// 8d760000
    	MOVW	1(R9), R24	// 8d380001
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Aug 08 12:17:12 GMT 2023
    - 12.4K bytes
    - Viewed (0)
  9. src/cmd/asm/internal/asm/testdata/amd64.s

    // Tests for SP indexed addresses.
    	MOVQ	foo(SP)(AX*1), BX		// 488b1c04
    	MOVQ	foo+32(SP)(CX*2), DX		// 488b544c20
    	MOVQ	foo+32323(SP)(R8*4), R9		// 4e8b8c84437e0000
    	MOVL	foo(SP)(SI*8), DI		// 8b3cf4
    	MOVL	foo+32(SP)(R10*1), R11		// 468b5c1420
    	MOVL	foo+32323(SP)(R12*2), R13	// 468bac64437e0000
    	MOVW	foo(SP)(AX*4), R8		// 66448b0484
    	MOVW	foo+32(SP)(R9*8), CX		// 66428b4ccc20
    	MOVW	foo+32323(SP)(AX*1), DX		// 668b9404437e0000
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Tue Apr 09 18:57:21 GMT 2019
    - 3.3K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/arm64enc.s

    	MOVKW $(3905<<0), R21                      // MOVKW $3905, R21              // 35e88172
    	MOVKW $(3905<<16), R21                     // MOVKW $255918080, R21         // 35e8a172
    	MOVK $(3905<<32), R21                      // MOVK $16771847290880, R21     // 35e8c1f2
    	MOVD $0, R5                                // e5031faa
    	MSR $1, SPSel                              // bf4100d5
    Others
    - Registered: Tue Apr 30 11:13:12 GMT 2024
    - Last Modified: Mon Jul 24 01:11:41 GMT 2023
    - 43.9K bytes
    - Viewed (1)
Back to top