Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 11 for f3 (0.03 sec)

  1. src/cmd/asm/internal/asm/testdata/armv6.s

    	ADDF	F0, F1, F2    // 002a31ee
    	ADDD.EQ	F3, F4, F5    // 035b340e
    	ADDF.NE	F0, F2        // 002a321e
    	ADDD	F3, F5        // 035b35ee
    	SUBF	F0, F1, F2    // 402a31ee
    	SUBD.EQ	F3, F4, F5    // 435b340e
    	SUBF.NE	F0, F2        // 402a321e
    	SUBD	F3, F5        // 435b35ee
    	MULF	F0, F1, F2    // 002a21ee
    	MULD.EQ	F3, F4, F5    // 035b240e
    	MULF.NE	F0, F2        // 002a221e
    	MULD	F3, F5        // 035b25ee
    	NMULF	F0, F1, F2    // 402a21ee
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Oct 23 15:18:14 UTC 2024
    - 4.7K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/ppc64.s

    	FMSUBCC F1, F2, F3, F4          // fc8110f9
    	FMSUBS F1, F2, F3, F4           // ec8110f8
    	FMSUBSCC F1, F2, F3, F4         // ec8110f9
    	FNMADD F1, F2, F3, F4           // fc8110fe
    	FNMADDCC F1, F2, F3, F4         // fc8110ff
    	FNMADDS F1, F2, F3, F4          // ec8110fe
    	FNMADDSCC F1, F2, F3, F4        // ec8110ff
    	FNMSUB F1, F2, F3, F4           // fc8110fc
    	FNMSUBCC F1, F2, F3, F4         // fc8110fd
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Tue Oct 29 13:14:38 UTC 2024
    - 51K bytes
    - Viewed (0)
  3. compat/maven-compat/src/test/java/org/apache/maven/artifact/resolver/filter/FilterHashEqualsTest.java

            assertTrue(f1.equals(f2));
            assertTrue(f2.equals(f1));
            assertTrue(f1.hashCode() == f2.hashCode());
    
            IncludesArtifactFilter f3 = new IncludesArtifactFilter(Arrays.asList("d", "c", "e"));
            assertTrue(f1.equals(f3));
            assertTrue(f1.hashCode() == f3.hashCode());
        }
    Registered: Sun Nov 03 03:35:11 UTC 2024
    - Last Modified: Fri Oct 25 12:31:46 UTC 2024
    - 1.6K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/asm/testdata/arm64.s

    	FSTPD.W	(F3, F4), 8(RSP)    // e393806d
    	FSTPD.P	(F3, F4), 8(RSP)    // e393806c
    	FSTPD	(F3, F4), -8(RSP)   // e3933f6d
    	FSTPD	(F3, F4), 11(RSP)   // fb2f00916313006d
    	FSTPD	(F3, F4), 1024(RSP) // fb0310916313006d
    	FSTPD	(F3, F4), x(SB)
    	FSTPD	(F3, F4), x+8(SB)
    	FSTPS	(F3, F4), (R5)      // a310002d
    	FSTPS	(F3, F4), 4(R5)     // a390002d
    	FSTPS.W	(F3, F4), 4(R5)     // a390802d
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Jul 24 18:45:14 UTC 2024
    - 95.2K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/s390x.s

    	FIDBR	$7, F2, F3             // b35f7032
    	FMADD	F1, F1, F1             // b31e1011
    	FMADDS	F1, F2, F3             // b30e3012
    	FMSUB	F4, F5, F5             // b31f5045
    	FMSUBS	F6, F6, F7             // b30f7066
    	LPDFR	F1, F2                 // b3700021
    	LNDFR	F3, F4                 // b3710043
    	CPSDR	F5, F6, F7             // b3725076
    	LTEBR	F1, F2                 // b3020021
    	LTDBR	F3, F4                 // b3120043
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Sep 18 15:49:24 UTC 2024
    - 22.1K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/asm/testdata/riscv64.s

    	FMVXS	F0, X5					// d30200e0
    	FMVSX	X5, F0					// 538002f0
    	FMVXW	F0, X5					// d30200e0
    	FMVWX	X5, F0					// 538002f0
    	FMADDS	F1, F2, F3, F4				// 43822018
    	FMSUBS	F1, F2, F3, F4				// 47822018
    	FNMSUBS	F1, F2, F3, F4				// 4b822018
    	FNMADDS	F1, F2, F3, F4				// 4f822018
    
    	// 20.8: Single-Precision Floating-Point Compare Instructions
    	FEQS	F0, F1, X7				// d3a300a0
    	FLTS	F0, F1, X7				// d39300a0
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Fri Oct 25 12:05:29 UTC 2024
    - 16.8K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/loong64enc1.s

    	FMADDD	F11, F20, F23, F12	// ecd22508
    	FMSUBF	F3, F11, F31, F22	// f6af5108
    	FMSUBD	F13, F30, F9, F15	// 2ff96608
    	FNMADDF	F27, F11, F5, F21	// b5ac9d08
    	FNMADDD	F29, F14, F27, F6	// 66bbae08
    	FNMSUBF	F17, F8, F12, F8	// 88a1d808
    	FNMSUBD	F29, F21, F3, F17	// 71d4ee08
    	FMADDF	F2, F14, F9		// 29391108
    	FMADDD	F11, F20, F23		// f7d22508
    	FMSUBF	F3, F11, F31		// ffaf5108
    	FMSUBD	F13, F30, F9		// 29f96608
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Sat Nov 02 01:36:19 UTC 2024
    - 11.6K bytes
    - Viewed (0)
  8. src/cmd/asm/internal/asm/testdata/armerror.s

    	STREX.S R0, (R1), R2       // ERROR "invalid .S suffix"
    	LDREX.S	(R2), R8           // ERROR "invalid .S suffix"
    	MOVF.S	$0.0, F3           // ERROR "invalid .S suffix"
    	CMPF.S	F1, F2             // ERROR "invalid .S suffix"
    	MOVFW.S	F0, F9             // ERROR "invalid .S suffix"
    	MOVWF.W	F3, F1             // ERROR "invalid .W suffix"
    	MOVFW.P	F0, R9             // ERROR "invalid .P suffix"
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Wed Oct 23 15:18:14 UTC 2024
    - 14.5K bytes
    - Viewed (0)
  9. src/archive/zip/reader_test.go

    0000090 ce ef 79 3f bf f1 31 db b6 bb 31 76 92 e7 f3 07
    00000a0 8b fc 9c ca cc 08 cc cb cc 5e d2 1c 88 d9 7e bb
    00000b0 4f bb 3a 3f 75 f1 5d 7f 8f c2 68 67 77 8f 25 ff
    00000c0 84 e2 93 2d ef a4 95 3d 71 4e 2c b9 b0 87 c3 be
    00000d0 3d f8 a7 60 24 61 c5 ef ae 9e c8 6c 6d 4e 69 c8
    00000e0 67 65 34 f8 37 76 2d 76 5c 54 f3 95 65 49 c7 0f
    00000f0 18 71 4b 7e 5b 6a d1 79 47 61 41 b0 4e 2a 74 45
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Thu Jul 25 00:25:45 UTC 2024
    - 55.6K bytes
    - Viewed (0)
  10. doc/go1.17_spec.html

    }
    
    switch x := f(); {  // missing switch expression means "true"
    case x < 0: return -x
    default: return x
    }
    
    switch {
    case x < y: f1()
    case x < z: f2()
    case x == 4: f3()
    }
    </pre>
    
    <p>
    Implementation restriction: A compiler may disallow multiple case
    expressions evaluating to the same constant.
    For instance, the current compilers disallow duplicate integer,
    Registered: Tue Nov 05 11:13:11 UTC 2024
    - Last Modified: Thu Oct 10 18:25:45 UTC 2024
    - 211.6K bytes
    - Viewed (0)
Back to top