Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 1 of 1 for TestRISCVValidation (0.06 sec)

  2. github.com/golang/go

    src/cmd/asm/internal/asm/testdata/riscv64validation.s 

    // Negative test cases for errors generated earlier in the assembler's preprocess stage
// should be added to riscv64error.s.  If they are added to this file, they will prevent
// the validate function from being run and TestRISCVValidation will report missing
// errors.

TEXT validation(SB),$0
	SRLI	$1, X5, F1			// ERROR "expected integer register in rd position but got non-integer register F1"
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed May 21 14:19:19 UTC 2025
    - 31.6K bytes
    - Viewed (0)
Back to top