Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 15 for BEQ (0.02 sec)

  1. src/cmd/asm/internal/asm/testdata/mips64.s

    	BEQ	R1, 2(PC)
    	JAL	0(R1)		// CALL (R1)	// 0020f809
    	BEQ	R1, 2(PC)
    	JAL	foo+0(SB)	// CALL foo(SB)	// 0c000021
    
    //
    // BEQ/BNE
    //
    //	LBRA rreg ',' rel
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    label1:
    	BEQ	R1, 1(PC)	// BEQ R1, 1(PC)	// 10200001
    	BEQ	R1, label1	// BEQ R1, 18		// 1020fffd
    
    //	LBRA rreg ',' sreg ',' rel
    //	{
    //		outcode(int($1), &$2, 0, &$4);
    //	}
    label2:
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 12.4K bytes
    - Viewed (0)
  2. src/cmd/asm/internal/asm/testdata/mips.s

    	//	}
    	BEQ	R1, 2(PC)
    label0:
    	JMP	1(PC)
    	BEQ	R1, 2(PC)
    	JMP	label0+0	// JMP 66
    	BEQ	R1, 2(PC)
    	JAL	1(PC)	// CALL 1(PC)
    	BEQ	R1, 2(PC)
    	JAL	label0+0	// CALL 66
    
    	//	LBRA addr
    	//	{
    	//		outcode(int($1), &nullgen, 0, &$2);
    	//	}
    	BEQ	R1, 2(PC)
    	JMP	0(R1)	// JMP (R1)
    	BEQ	R1, 2(PC)
    	JMP	foo+0(SB)	// JMP foo(SB)
    	BEQ	R1, 2(PC)
    	JAL	0(R1)	// CALL (R1)
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Tue Aug 08 12:17:12 UTC 2023
    - 6.7K bytes
    - Viewed (0)
  3. src/cmd/asm/internal/asm/testdata/arm.s

    //		outcode($1, $2, &nullgen, 0, &$4);
    //	}
    	B.EQ	1(PC) // BEQ 1(PC)
    
    //	LTYPE4 cond comma nireg
    //	{
    //		outcode($1, $2, &nullgen, 0, &$4);
    //	}
    	BEQ	2(PC)
    	B	foo(SB) // JMP foo(SB)
    	BEQ	2(PC)
    	B	bar<>(SB) // JMP bar<>(SB)
    
    //
    // BX
    //
    //	LTYPEBX comma ireg
    //	{
    //		outcode($1, Always, &nullgen, 0, &$3);
    //	}
    	BX	(R0)
    
    //
    // BEQ
    //
    //	LTYPE5 comma rel
    //	{
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Fri Dec 15 20:51:01 UTC 2023
    - 69K bytes
    - Viewed (0)
  4. src/cmd/asm/internal/arch/loong64.go

    // with the core of the assembler.
    
    package arch
    
    import (
    	"cmd/internal/obj"
    	"cmd/internal/obj/loong64"
    	"errors"
    	"fmt"
    )
    
    func jumpLoong64(word string) bool {
    	switch word {
    	case "BEQ", "BFPF", "BFPT", "BLTZ", "BGEZ", "BLEZ", "BGTZ", "BLT", "BLTU", "JIRL", "BNE", "BGE", "BGEU", "JMP", "JAL", "CALL":
    		return true
    	}
    	return false
    }
    
    // IsLoong64RDTIME reports whether the op (as defined by an loong64.A*
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Tue Aug 05 17:31:25 UTC 2025
    - 3.8K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/ppc64.s

    	NEGCC R3, R4                    // 7c8300d1
    	NEGV R3, R4                     // 7c8304d0
    	NEGVCC R3, R4                   // 7c8304d1
    
    	BEQ 0(PC)                       // 41820000
    	BEQ CR1,0(PC)                   // 41860000
    	BEQ CR0, LR                     // 4d820020
    	BEQ CR7, LR                     // 4d9e0020
    	BGE 0(PC)                       // 40800000
    	BGE CR2,0(PC)                   // 40880000
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Thu Nov 21 18:27:17 UTC 2024
    - 51.7K bytes
    - Viewed (0)
  6. src/cmd/asm/internal/arch/ppc64.go

    // with the core of the assembler.
    
    package arch
    
    import (
    	"cmd/internal/obj"
    	"cmd/internal/obj/ppc64"
    )
    
    func jumpPPC64(word string) bool {
    	switch word {
    	case "BC", "BCL", "BEQ", "BGE", "BGT", "BL", "BLE", "BLT", "BNE", "BR", "BVC", "BVS", "BDNZ", "BDZ", "CALL", "JMP":
    		return true
    	}
    	return false
    }
    
    // IsPPC64CMP reports whether the op (as defined by an ppc64.A* constant) is
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Thu Nov 21 18:27:17 UTC 2024
    - 2.3K bytes
    - Viewed (0)
  7. src/cmd/asm/internal/asm/testdata/loong64enc1.s

    	SLLV	$4, R4, R5		// 85104100
    	SLLV	$4, R4			// 84104100
    	ROTRV	$4, R4, R5		// 85104d00
    	ROTRV	$4, R4			// 84104d00
    	SYSCALL				// 00002b00
    	BEQ	R4, R5, 1(PC)		// 85040058
    	BEQ	R4, 1(PC)		// 80040040
    	BEQ	R4, R0, 1(PC)		// 80040040
    	BEQ	R0, R4, 1(PC)		// 80040040
    	BNE	R4, R5, 1(PC)		// 8504005c
    	BNE	R4, 1(PC)		// 80040044
    	BNE	R4, R0, 1(PC)		// 80040044
    	BNE	R0, R4, 1(PC)		// 80040044
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Thu Sep 04 19:24:25 UTC 2025
    - 35.5K bytes
    - Viewed (0)
  8. src/cmd/asm/internal/arch/arm.go

    	"DAW": arm.C_WBIT,
    	"IB":  arm.C_PBIT | arm.C_UBIT,
    	"IA":  arm.C_UBIT,
    	"DB":  arm.C_PBIT,
    	"DA":  0,
    }
    
    var armJump = map[string]bool{
    	"B":    true,
    	"BL":   true,
    	"BX":   true,
    	"BEQ":  true,
    	"BNE":  true,
    	"BCS":  true,
    	"BHS":  true,
    	"BCC":  true,
    	"BLO":  true,
    	"BMI":  true,
    	"BPL":  true,
    	"BVS":  true,
    	"BVC":  true,
    	"BHI":  true,
    	"BLS":  true,
    	"BGE":  true,
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Wed Oct 23 15:18:14 UTC 2024
    - 6.1K bytes
    - Viewed (0)
  9. src/cmd/asm/internal/arch/arm64.go

    	"cmd/internal/obj/arm64"
    	"errors"
    )
    
    var arm64LS = map[string]uint8{
    	"P": arm64.C_XPOST,
    	"W": arm64.C_XPRE,
    }
    
    var arm64Jump = map[string]bool{
    	"B":     true,
    	"BL":    true,
    	"BEQ":   true,
    	"BNE":   true,
    	"BCS":   true,
    	"BHS":   true,
    	"BCC":   true,
    	"BLO":   true,
    	"BMI":   true,
    	"BPL":   true,
    	"BVS":   true,
    	"BVC":   true,
    	"BHI":   true,
    	"BLS":   true,
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Fri Feb 14 15:13:11 UTC 2025
    - 10.3K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/riscv64error.s

    	SLLI	$64, X5, X6			// ERROR "immediate out of range 0 to 63"
    	SRLI	$64, X5, X6			// ERROR "immediate out of range 0 to 63"
    	SRAI	$64, X5, X6			// ERROR "immediate out of range 0 to 63"
    	BEQ	X5, X6, $1			// ERROR "instruction with branch-like opcode lacks destination"
    	BEQ	X5, X6, 31(X10)			// ERROR "instruction with branch-like opcode lacks destination"
    	RORI	$-1, X5, X6			// ERROR "immediate out of range 0 to 63"
    Registered: Tue Sep 09 11:13:09 UTC 2025
    - Last Modified: Thu May 08 08:53:43 UTC 2025
    - 24.8K bytes
    - Viewed (0)
Back to top