- Sort Score
- Result 10 results
- Languages All
Results 1 - 6 of 6 for vsrh (0.04 sec)
-
src/cmd/asm/internal/asm/testdata/ppc64.s
VSLB V1, V2, V3 // 10611104 VSLH V1, V2, V3 // 10611144 VSLW V1, V2, V3 // 10611184 VSL V1, V2, V3 // 106111c4 VSLO V1, V2, V3 // 1061140c VSRB V1, V2, V3 // 10611204 VSRH V1, V2, V3 // 10611244 VSRW V1, V2, V3 // 10611284 VSRD V1, V2, V3 // 106116c4
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri May 17 21:53:50 UTC 2024 - 50.2K bytes - Viewed (0) -
src/cmd/internal/obj/ppc64/asm9.go
case AVSLB: return OPVX(4, 260, 0, 0) /* vslh - v2.03 */ case AVSLH: return OPVX(4, 324, 0, 0) /* vslh - v2.03 */ case AVSLW: return OPVX(4, 388, 0, 0) /* vslw - v2.03 */ case AVSL: return OPVX(4, 452, 0, 0) /* vsl - v2.03 */ case AVSLO: return OPVX(4, 1036, 0, 0) /* vsl - v2.03 */ case AVSRB: return OPVX(4, 516, 0, 0) /* vsrb - v2.03 */ case AVSRH: return OPVX(4, 580, 0, 0) /* vsrh - v2.03 */
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 13:55:28 UTC 2024 - 156.1K bytes - Viewed (0) -
src/crypto/aes/asm_ppc64x.s
#define INP R3 #define OUTP R4 #define LEN R5 #define KEYP R6 #define ROUNDS R7 #define IVP R8 #define ENC R9 #define INOUT V2 #define TMP V3 #define IVEC V4 // Load the crypt key into VSRs. // // The expanded key is stored and loaded using // STXVD2X/LXVD2X. The in-memory byte ordering // depends on the endianness of the machine. The // expanded keys are generated by expandKeyAsm above. //
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 20 18:05:32 UTC 2024 - 18.6K bytes - Viewed (0) -
src/math/big/arith_ppc64x.s
ADD $-2, R4, R16 PCALIGN $16 loopback: ADD $-1, R8, R10 SLD $3, R10 LXVD2X (R6)(R10), VS32 // load x[i-1], x[i] SLD $3, R8, R12 LXVD2X (R6)(R12), VS33 // load x[i], x[i+1] VSRD V0, V4, V3 // x[i-1]>>s, x[i]>>s VSLD V1, V2, V5 // x[i]<<ŝ, x[i+1]<<ŝ VOR V3, V5, V5 // Or(|) the two registers together STXVD2X VS37, (R3)(R10) // store into z[i-1] and z[i]
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 18:17:17 UTC 2024 - 16.8K bytes - Viewed (0) -
src/cmd/internal/obj/x86/asm6.go
ctxt.Diag("unsupported SAE: %v", p) } evexB = 1 } if rm != nil && regrex[rm.Index]&RxrEvex != 0 { evexV = 0 } else if v != nil && regrex[v.Reg]&RxrEvex != 0 { evexV = 0 // VSR selector 5th bit. } if k != nil { evexA = byte(reg[k.Reg]) } // P2 = [z][L'L][b][V'][aaa] p2 := (evexZ << 7) | (evexLL << 5) | (evexB << 4) | (evexV << 3) | (evexA << 0)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 146.9K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/asm7.go
rt := int((p.To.Reg) & 31) r := int((p.Reg) & 31) o1 |= ((Q & 1) << 30) | (uint32(r&31) << 16) | (uint32(index&15) << 11) | (uint32(rf&31) << 5) | uint32(rt&31) case 95: /* vushr/vshl/vsri/vsli/vusra $shift, Vn.<T>, Vd.<T> */ at := int((p.To.Reg >> 5) & 15) af := int((p.Reg >> 5) & 15) shift := int(p.From.Offset) if af != at {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 201.1K bytes - Viewed (0)