- Sort Score
- Result 10 results
- Languages All
Results 1 - 5 of 5 for imm12 (0.03 sec)
-
src/cmd/compile/internal/ssa/_gen/PPC64Ops.go
{name: "ADDCconst", argLength: 1, reg: gp11xer, asm: "ADDC", typ: "(UInt64, UInt64)", aux: "Int64"}, // arg0 + imm16 -> out, CA {name: "SUBCconst", argLength: 1, reg: gp11xer, asm: "SUBC", typ: "(UInt64, UInt64)", aux: "Int64"}, // imm16 - arg0 -> out, CA {name: "ADDE", argLength: 3, reg: gp2xer1xer, asm: "ADDE", typ: "(UInt64, UInt64)", commutative: true}, // arg0 + arg1 + CA (arg2) -> out, CA
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 19:59:38 UTC 2024 - 43.8K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/asm7.go
if p.To.Type == obj.TYPE_NONE { rt = REGZERO } if r == obj.REG_NONE { r = rt } o1 |= (uint32(rf&31) << 16) | (uint32(r&31) << 5) | uint32(rt&31) case 2: /* add/sub $(uimm12|uimm24)[,R],R; cmp $(uimm12|uimm24),R */ if p.To.Reg == REG_RSP && isADDSop(p.As) { c.ctxt.Diag("illegal destination register: %v\n", p) } o1 = c.opirr(p, p.As) rt, r := p.To.Reg, p.Reg
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 201.1K bytes - Viewed (0) -
src/cmd/internal/obj/riscv/obj.go
if p.Spadj == 0 && ins.as == AADDI && ins.imm >= -(1<<12) && ins.imm < 1<<12-1 { imm0 := ins.imm / 2 imm1 := ins.imm - imm0 // ADDI $(imm/2), REG, TO // ADDI $(imm-imm/2), TO, TO ins.imm = imm0 insADDI := &instruction{as: AADDI, rd: ins.rd, rs1: ins.rd, imm: imm1} return []*instruction{ins, insADDI} } // LUI $high, TMP // ADDIW $low, TMP, TMP // <op> TMP, REG, TO
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Sun Apr 07 03:32:27 UTC 2024 - 77K bytes - Viewed (0) -
src/cmd/internal/obj/ppc64/asm9.go
OP_RLDCL = 30<<26 | 8<<1 | 0<<10 | 0 OP_EXTSWSLI = 31<<26 | 445<<2 OP_SETB = 31<<26 | 128<<1 ) func pfxadd(rt, ra int16, r uint32, imm32 int64) (uint32, uint32) { return AOP_PFX_10_MLS(r, uint32(imm32>>16)), AOP_IRR(14<<26, uint32(rt), uint32(ra), uint32(imm32)) } func pfxload(a obj.As, reg int16, base int16, r uint32) (uint32, uint32) { switch a { case AMOVH:
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 13:55:28 UTC 2024 - 156.1K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/rewrite.go
y += x return (y-1)&y == 0 } // isARM64addcon reports whether x can be encoded as the immediate value in an ADD or SUB instruction. func isARM64addcon(v int64) bool { /* uimm12 or uimm24? */ if v < 0 { return false } if (v & 0xFFF) == 0 { v >>= 12 } return v <= 0xFFF } // setPos sets the position of v to pos, then returns true.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Jun 07 19:02:52 UTC 2024 - 64.2K bytes - Viewed (0)