Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 13 for FSQRT (0.06 sec)

  1. src/cmd/internal/obj/ppc64/anames.go

    	"FCPSGNCC",
    	"FRES",
    	"FRESCC",
    	"FRIM",
    	"FRIMCC",
    	"FRIP",
    	"FRIPCC",
    	"FRIZ",
    	"FRIZCC",
    	"FRIN",
    	"FRINCC",
    	"FRSQRTE",
    	"FRSQRTECC",
    	"FSEL",
    	"FSELCC",
    	"FSQRT",
    	"FSQRTCC",
    	"FSQRTS",
    	"FSQRTSCC",
    	"CNTLZD",
    	"CNTLZDCC",
    	"CMPW",
    	"CMPWU",
    	"CMPB",
    	"FTDIV",
    	"FTSQRT",
    	"DIVD",
    	"DIVDCC",
    	"DIVDE",
    	"DIVDECC",
    	"DIVDEU",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 01 18:50:29 UTC 2024
    - 6.7K bytes
    - Viewed (0)
  2. src/cmd/internal/obj/s390x/anames.go

    	"FMADD",
    	"FMADDS",
    	"FMOVD",
    	"FMOVS",
    	"FMSUB",
    	"FMSUBS",
    	"FMUL",
    	"FMULS",
    	"FNABS",
    	"FNEG",
    	"FNEGS",
    	"LEDBR",
    	"LDEBR",
    	"LPDFR",
    	"LNDFR",
    	"FSUB",
    	"FSUBS",
    	"FSQRT",
    	"FSQRTS",
    	"FIEBR",
    	"FIDBR",
    	"CPSDR",
    	"LTEBR",
    	"LTDBR",
    	"TCEB",
    	"TCDB",
    	"LDGR",
    	"LGDR",
    	"CEFBRA",
    	"CDFBRA",
    	"CEGBRA",
    	"CDGBRA",
    	"CFEBRA",
    	"CFDBRA",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Sep 05 16:41:03 UTC 2023
    - 7.1K bytes
    - Viewed (0)
  3. test/codegen/math.go

    	// 386/sse2:"SQRTSD" 386/softfloat:-"SQRTD"
    	// arm64:"FSQRTD"
    	// arm/7:"SQRTD"
    	// mips/hardfloat:"SQRTD" mips/softfloat:-"SQRTD"
    	// mips64/hardfloat:"SQRTD" mips64/softfloat:-"SQRTD"
    	// wasm:"F64Sqrt"
    	// ppc64x:"FSQRT"
    	// riscv64: "FSQRTD"
    	return math.Sqrt(x)
    }
    
    func sqrt32(x float32) float32 {
    	// amd64:"SQRTSS"
    	// 386/sse2:"SQRTSS" 386/softfloat:-"SQRTS"
    	// arm64:"FSQRTS"
    	// arm/7:"SQRTF"
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Apr 04 15:24:29 UTC 2024
    - 6.2K bytes
    - Viewed (0)
  4. src/cmd/internal/obj/x86/anames.go

    	"FMULDP",
    	"FMULF",
    	"FMULL",
    	"FMULW",
    	"FNOP",
    	"FPATAN",
    	"FPREM",
    	"FPREM1",
    	"FPTAN",
    	"FRNDINT",
    	"FRSTOR",
    	"FSAVE",
    	"FSCALE",
    	"FSIN",
    	"FSINCOS",
    	"FSQRT",
    	"FSTCW",
    	"FSTENV",
    	"FSTSW",
    	"FSUBD",
    	"FSUBDP",
    	"FSUBF",
    	"FSUBL",
    	"FSUBRD",
    	"FSUBRDP",
    	"FSUBRF",
    	"FSUBRL",
    	"FSUBRW",
    	"FSUBW",
    	"FTST",
    	"FUCOM",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Apr 11 18:32:50 UTC 2023
    - 19.1K bytes
    - Viewed (0)
  5. src/cmd/asm/internal/asm/testdata/s390x.s

    	FMUL	F5, F10                // b31c00a5
    	FDIVS	F6, F9                 // b30d0096
    	FDIV	F7, F8                 // b31d0087
    	FABS	F1, F2                 // b3100021
    	FSQRTS	F3, F4                 // b3140043
    	FSQRT	F5, F15                // b31500f5
    	FIEBR	$0, F0, F1             // b3570010
    	FIDBR	$7, F2, F3             // b35f7032
    	FMADD	F1, F1, F1             // b31e1011
    	FMADDS	F1, F2, F3             // b30e3012
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Nov 22 03:55:32 UTC 2023
    - 21.6K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/_gen/PPC64Ops.go

    		{name: "FNEG", argLength: 1, reg: fp11, asm: "FNEG"},                                            // -arg0 (floating point)
    		{name: "FSQRT", argLength: 1, reg: fp11, asm: "FSQRT"},                                          // sqrt(arg0) (floating point)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 22 19:59:38 UTC 2024
    - 43.8K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/S390XOps.go

    		{name: "NOT", argLength: 1, reg: gp11, resultInArg0: true, clobberFlags: true},  // ^arg0
    		{name: "NOTW", argLength: 1, reg: gp11, resultInArg0: true, clobberFlags: true}, // ^arg0
    
    		{name: "FSQRT", argLength: 1, reg: fp11, asm: "FSQRT"},   // sqrt(arg0)
    		{name: "FSQRTS", argLength: 1, reg: fp11, asm: "FSQRTS"}, // sqrt(arg0), float32
    
    		// Conditional register-register moves.
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Feb 24 00:21:13 UTC 2023
    - 52.5K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/_gen/PPC64.rules

    (Cvt64Fto32F ...) => (FRSP ...)
    
    (CvtBoolToUint8 ...) => (Copy ...)
    
    (Round(32|64)F ...) => (LoweredRound(32|64)F ...)
    
    (Sqrt ...) => (FSQRT ...)
    (Sqrt32 ...) => (FSQRTS ...)
    (Floor ...) => (FFLOOR ...)
    (Ceil ...) => (FCEIL ...)
    (Trunc ...) => (FTRUNC ...)
    (Round ...) => (FROUND ...)
    (Copysign x y) => (FCPSGN y x)
    (Abs ...) => (FABS ...)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  9. src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/tables.go

    	TDI:            "tdi",
    	TLBSYNC:        "tlbsync",
    	FCTIW:          "fctiw",
    	FCTIWCC:        "fctiw.",
    	FCTIWZ:         "fctiwz",
    	FCTIWZCC:       "fctiwz.",
    	FSQRT:          "fsqrt",
    	FSQRTCC:        "fsqrt.",
    	ADD:            "add",
    	ADDCC:          "add.",
    	ADDO:           "addo",
    	ADDOCC:         "addo.",
    	ADDC:           "addc",
    	ADDCCC:         "addc.",
    	ADDCO:          "addco",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 22 17:16:14 UTC 2022
    - 334.7K bytes
    - Viewed (0)
  10. src/cmd/asm/internal/asm/testdata/ppc64.s

    	FRIN F1, F2                     // fc400b10
    	FRINCC F1, F2                   // fc400b11
    	FRSQRTE F1, F2                  // fc400834
    	FRSQRTECC F1, F2                // fc400835
    	FSQRT F1, F2                    // fc40082c
    	FSQRTCC F1, F2                  // fc40082d
    	FSQRTS F1, F2                   // ec40082c
    	FSQRTSCC F1, F2                 // ec40082d
    	FCPSGN F1, F2                   // fc420810
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri May 17 21:53:50 UTC 2024
    - 50.2K bytes
    - Viewed (0)
Back to top