- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 286 for ARG2 (0.04 sec)
-
tensorflow/compiler/mlir/tensorflow/tests/fused_kernel_matcher.mlir
// CHECK-LABEL: conv2DBiasAdd_noActivation func.func @conv2DBiasAdd_noActivation(%arg0: tensor<128xf32>, %arg1: tensor<1x1x3x128xf32>, %arg2: tensor<8x32x32x3xf32>) -> (tensor<*xf32>) {
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Mon Oct 30 06:52:55 UTC 2023 - 13.2K bytes - Viewed (0) -
testing/architecture-test/src/test/java/org/gradlebuild/AllowedMethodTypesClass.java
public class AllowedMethodTypesClass { public void validMethod(String arg1, String arg2) { } public File invalidReturnType(String arg1, String arg2) { return null; } public void invalidParameterType(String arg1, File arg2) { } public <T extends File> void invalidTypeParameterBoundType(String arg1, String arg2) { }
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Thu Apr 04 07:21:38 UTC 2024 - 1.5K bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/stablehlo/tests/legalize-stablehlo-tfl-composite.mlir
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu May 02 09:41:17 UTC 2024 - 5.7K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/ARMOps.go
{name: "ADDshiftRLreg", argLength: 3, reg: gp31, asm: "ADD"}, // arg0 + arg1>>arg2, unsigned shift {name: "ADDshiftRAreg", argLength: 3, reg: gp31, asm: "ADD"}, // arg0 + arg1>>arg2, signed shift {name: "SUBshiftLLreg", argLength: 3, reg: gp31, asm: "SUB"}, // arg0 - arg1<<arg2 {name: "SUBshiftRLreg", argLength: 3, reg: gp31, asm: "SUB"}, // arg0 - arg1>>arg2, unsigned shift
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Feb 24 00:21:13 UTC 2023 - 41K bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/tests/shape-inference.mlir
// CHECK: "tfl.conv_2d"(%arg0, %arg1, %arg2) <{dilation_h_factor = 2 : i32, dilation_w_factor = 2 : i32, fused_activation_function = "NONE", padding = "VALID", stride_h = 1 : i32, stride_w = 1 : i32}> : (tensor<1x112x80x128xf32>, tensor<128x3x3x128xf32>, tensor<128xf32>) -> tensor<1x108x76x128xf32>
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu May 02 09:41:17 UTC 2024 - 11.5K bytes - Viewed (0) -
tensorflow/compiler/mlir/tensorflow/tests/tpu_reorder_replicate_and_partitioned_inputs.mlir
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Tue Jan 24 23:08:55 UTC 2023 - 14.6K bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/tests/tfl_while_outline.mlir
%0:2 = "tfl.while"(%cst0, %cst1) ({ ^bb0(%arg2: tensor<*xi32>, %arg3: tensor<*xf32>): %cst_0 = arith.constant dense<0> : tensor<i32> %1 = "tfl.greater"(%arg2, %cst_0) : (tensor<*xi32>, tensor<i32>) -> tensor<i1> "tfl.yield"(%1) : (tensor<i1>) -> () }, { ^bb0(%arg2: tensor<*xi32>, %arg3: tensor<*xf32>): %1 = "tfl.sub"(%arg2, %arg0) {fused_activation_function = "NONE"} :
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu May 02 09:41:17 UTC 2024 - 13.5K bytes - Viewed (0) -
maven-embedder/src/main/java/org/apache/maven/cli/logging/Slf4jStdoutLogger.java
public void info(String format, Object... arguments) {} public void info(String msg, Throwable t) {} public boolean isInfoEnabled(Marker marker) { return false; } public void info(Marker marker, String msg) {} public void info(Marker marker, String format, Object arg) {} public void info(Marker marker, String format, Object arg1, Object arg2) {}
Registered: Wed Jun 12 09:55:16 UTC 2024 - Last Modified: Mon Dec 26 15:12:32 UTC 2022 - 5.1K bytes - Viewed (0) -
platforms/core-runtime/logging/src/test/groovy/org/gradle/internal/logging/slf4j/OutputEventListenerBackedLoggerTest.groovy
logger().trace(message, arg1, arg2) logger().trace(message, arg1, arg2, arg3) logger().trace((Marker) null, message) logger().trace((Marker) null, message, new Exception()) logger().trace((Marker) null, message, arg1) logger().trace((Marker) null, message, arg1, arg2) logger().trace((Marker) null, message, arg1, arg2, arg3) then:
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Fri Sep 22 09:05:18 UTC 2023 - 26.1K bytes - Viewed (0) -
tensorflow/compiler/mlir/lite/stablehlo/tests/legalize-stablehlo-vhlo.mlir
%0 = "stablehlo.reduce"(%arg0, %arg1) ({ ^bb0(%arg2: tensor<5xf32>, %arg3: tensor<5xf32> ): // CHECK: %1 = "vhlo.abs_v1"(%arg2) : (tensor<5xf32>) -> tensor<5xf32> // CHECK-NEXT: %2 = tfl.add %1, %arg2 {fused_activation_function = "NONE"} : tensor<5xf32> // CHECK-NEXT: %3 = "vhlo.abs_v1"(%2) : (tensor<5xf32>) -> tensor<5xf32> %1 = stablehlo.abs %arg2 : tensor<5xf32> %2 = tfl.add %1, %arg2 {fused_activation_function = "NONE"} : tensor<5xf32>
Registered: Sun Jun 16 05:45:23 UTC 2024 - Last Modified: Thu Mar 07 22:39:35 UTC 2024 - 5.7K bytes - Viewed (0)