- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 58 for instructions (1.15 sec)
-
src/cmd/asm/internal/asm/testdata/riscv64.s
// 31.13.14: Vector Floating-Point Classify Instruction VFCLASSV V2, V3 // d711284e VFCLASSV V2, V0, V3 // d711284c // 31.13.15: Vector Floating-Point Merge Instruction VFMERGEVFM F10, V2, V0, V3 // d751255c // 31.13.16: Vector Floating-Point Move Instruction VFMVVF F10, V3 // d751055e // 31.13.17: Single-Width Floating-Point/Integer Type-Convert Instructions VFCVTXUFV V2, V3 // d711204a
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Wed May 21 14:19:19 UTC 2025 - 49.1K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/loong64enc1.s
MOVV (R14)(R13), R12 // cc350c38 // STX.{B,H,W,D} instructions MOVB R12, (R14)(R13) // cc351038 MOVH R12, (R14)(R13) // cc351438 MOVW R12, (R14)(R13) // cc351838 MOVV R12, (R14)(R13) // cc351c38 // FLDX.{S,D} instructions MOVF (R14)(R13), F2 // c2353038 MOVD (R14)(R13), F2 // c2353438 // FSTX.{S,D} instructions MOVF F2, (R14)(R13) // c2353838 MOVD F2, (R14)(R13) // c2353c38
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Thu Sep 04 19:24:25 UTC 2025 - 35.5K bytes - Viewed (0) -
src/cmd/asm/internal/arch/arm64.go
// one of the comparison instructions that require special handling. func IsARM64ADR(op obj.As) bool { switch op { case arm64.AADR, arm64.AADRP: return true } return false } // IsARM64CMP reports whether the op (as defined by an arm64.A* constant) is // one of the comparison instructions that require special handling. func IsARM64CMP(op obj.As) bool { switch op {
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Fri Feb 14 15:13:11 UTC 2025 - 10.3K bytes - Viewed (0) -
src/cmd/asm/internal/asm/asm.go
} } else if p.arch.Family == sys.Loong64 { if arch.IsLoong64RDTIME(op) { // The Loong64 RDTIME family of instructions is a bit special, // in that both its register operands are outputs prog.To = a[0] if a[1].Type != obj.TYPE_REG { p.errorf("invalid addressing modes for 2nd operand to %s instruction, must be register", op) return } prog.RegTo2 = a[1].Reg break }Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Tue Aug 05 17:31:25 UTC 2025 - 26.2K bytes - Viewed (0) -
futures/failureaccess/pom.xml
<phase>process-classes</phase> <goals> <goal>manifest</goal> </goals> </execution> </executions> <configuration> <instructions> <!-- Silence a warning that claims that META-INF/versions/9/... is the "wrong directory" for our classes. --> <_fixupmessages>^Classes found in the wrong directory: .*</_fixupmessages>
Registered: Fri Sep 05 12:43:10 UTC 2025 - Last Modified: Wed Feb 12 18:13:11 UTC 2025 - 5.4K bytes - Viewed (0) -
lib/fips140/fips140.sum
# SHA256 checksums of snapshot zip files in this directory. # These checksums are included in the FIPS security policy # (validation instructions sent to the lab) and MUST NOT CHANGE. # That is, the zip files themselves must not change. # # It is okay to add new zip files to the list, and it is okay to # remove zip files from the list when they are removed from # this directory. To update this file: # # go test cmd/go/internal/fips140 -update #
Registered: Tue Sep 09 11:13:09 UTC 2025 - Last Modified: Wed Jan 29 15:10:35 UTC 2025 - 525 bytes - Viewed (0) -
guava/pom.xml
<phase>process-classes</phase> <goals> <goal>manifest</goal> </goals> </execution> </executions> <configuration> <instructions> <!-- Silence a warning that claims that META-INF/versions/9/... is the "wrong directory" for our classes. --> <_fixupmessages>^Classes found in the wrong directory: .*</_fixupmessages>
Registered: Fri Sep 05 12:43:10 UTC 2025 - Last Modified: Fri Jun 06 21:05:32 UTC 2025 - 9.4K bytes - Viewed (0) -
.github/bot_config.yml
*TensorFlow release binaries version 1.6 and higher are prebuilt with AVX instruction sets.* Therefore on any CPU that does not have these instruction sets, either CPU or GPU version of TF will fail to load. Apparently, your CPU model does not support AVX instruction sets. You can still use TensorFlow with the alternatives given below: * Try Google Colab to use TensorFlow.Registered: Tue Sep 09 12:39:10 UTC 2025 - Last Modified: Mon Jun 30 16:38:59 UTC 2025 - 4K bytes - Viewed (0) -
.github/DISCUSSION_TEMPLATE/translations.yml
labels: [lang-all] body: - type: markdown attributes: value: | Thanks for your interest in helping translate the FastAPI docs! 🌍 Please follow these instructions carefully to propose a new language translation. 🙏 This structured process helps ensure translations can be properly maintained long-term. - type: checkboxes id: checks attributes: label: Initial ChecksRegistered: Sun Sep 07 07:19:17 UTC 2025 - Last Modified: Sat Jul 26 11:35:42 UTC 2025 - 1.7K bytes - Viewed (0) -
pom.xml
</plugin> <plugin> <groupId>org.apache.felix</groupId> <artifactId>maven-bundle-plugin</artifactId> <version>6.0.0</version> <extensions>true</extensions> <configuration> <instructions> <Bundle-Version>${osgi.version}</Bundle-Version> <Bundle-License>LGPL</Bundle-License> <Bundle-Vendor>CodeLibs</Bundle-Vendor> <Bundle-SymbolicName>org.codelibs.jcifs</Bundle-SymbolicName>
Registered: Sun Sep 07 00:10:21 UTC 2025 - Last Modified: Mon Aug 25 14:34:10 UTC 2025 - 12.1K bytes - Viewed (0)