Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 17 for Mod32u (0.14 sec)

  1. src/cmd/compile/internal/ssa/_gen/generic.rules

            (ZeroExt32to64 <typ.UInt64>
              (Mod32u <typ.UInt32>
                (Trunc64to32 <typ.UInt32> (Rsh64Ux64 <typ.UInt64> x (Const64 <typ.UInt64> [32])))
                (Const32 <typ.UInt32> [int32(c)])))
            (Const64 <typ.UInt64> [int64((1<<32)/c)])))
          (ZeroExt32to64
            (Div32u <typ.UInt32>
              (Add32 <typ.UInt32>
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 16 22:21:05 UTC 2024
    - 135.3K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/PPC64.rules

    (ADD l:(MULLD x y) z) && buildcfg.GOPPC64 >= 9 && l.Uses == 1 && clobber(l) => (MADDLD x y z)
    
    (Mod16 x y) => (Mod32 (SignExt16to32 x) (SignExt16to32 y))
    (Mod16u x y) => (Mod32u (ZeroExt16to32 x) (ZeroExt16to32 y))
    (Mod8 x y) => (Mod32 (SignExt8to32 x) (SignExt8to32 y))
    (Mod8u x y) => (Mod32u (ZeroExt8to32 x) (ZeroExt8to32 y))
    (Mod64 x y) && buildcfg.GOPPC64 >=9 => (MODSD x y)
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 53.2K bytes
    - Viewed (0)
  3. src/cmd/compile/internal/ssa/_gen/ARM.rules

    		(Signmask x)) (Signmask x))
    (Mod32u x y) => (Select1 <typ.UInt32> (CALLudiv x y))
    (Mod16 x y) => (Mod32 (SignExt16to32 x) (SignExt16to32 y))
    (Mod16u x y) => (Mod32u (ZeroExt16to32 x) (ZeroExt16to32 y))
    (Mod8 x y) => (Mod32 (SignExt8to32 x) (SignExt8to32 y))
    (Mod8u x y) => (Mod32u (ZeroExt8to32 x) (ZeroExt8to32 y))
    
    // (x + y) / 2 with x>=y -> (x - y) / 2 + y
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Nov 20 17:19:36 UTC 2023
    - 90.1K bytes
    - Viewed (0)
  4. src/cmd/compile/internal/ssa/_gen/LOONG64.rules

    (Div8u x y) => (DIVVU (ZeroExt8to64 x) (ZeroExt8to64 y))
    (Div(32|64)F ...) => (DIV(F|D) ...)
    
    (Mod64 x y) => (REMV x y)
    (Mod64u ...) => (REMVU ...)
    (Mod32 x y) => (REMV (SignExt32to64 x) (SignExt32to64 y))
    (Mod32u x y) => (REMVU (ZeroExt32to64 x) (ZeroExt32to64 y))
    (Mod16 x y) => (REMV (SignExt16to64 x) (SignExt16to64 y))
    (Mod16u x y) => (REMVU (ZeroExt16to64 x) (ZeroExt16to64 y))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue Nov 21 19:26:25 UTC 2023
    - 31.8K bytes
    - Viewed (0)
  5. src/cmd/compile/internal/ssa/_gen/RISCV64.rules

    (Avg64u <t> x y) => (ADD (ADD <t> (SRLI <t> [1] x) (SRLI <t> [1] y)) (ANDI <t> [1] (AND <t> x y)))
    
    (Mod64 x y [false])  => (REM x y)
    (Mod64u ...) => (REMU  ...)
    (Mod32 x y [false])  => (REMW x y)
    (Mod32u ...) => (REMUW ...)
    (Mod16 x y [false])  => (REMW  (SignExt16to32 x) (SignExt16to32 y))
    (Mod16u x y) => (REMUW (ZeroExt16to32 x) (ZeroExt16to32 y))
    (Mod8 x y)   => (REMW  (SignExt8to32  x) (SignExt8to32  y))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Mar 07 14:57:07 UTC 2024
    - 40.3K bytes
    - Viewed (0)
  6. src/cmd/compile/internal/ssa/_gen/genericOps.go

    	// For Mod16, Mod32 and Mod64, AuxInt non-zero means that the divisor has been proved to be not -1.
    	{name: "Mod8", argLength: 2},  // arg0 % arg1, signed
    	{name: "Mod8u", argLength: 2}, // arg0 % arg1, unsigned
    	{name: "Mod16", argLength: 2, aux: "Bool"},
    	{name: "Mod16u", argLength: 2},
    	{name: "Mod32", argLength: 2, aux: "Bool"},
    	{name: "Mod32u", argLength: 2},
    	{name: "Mod64", argLength: 2, aux: "Bool"},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 42.6K bytes
    - Viewed (0)
  7. src/cmd/compile/internal/ssa/_gen/S390X.rules

    (Mod64 x y) => (MODD x y)
    (Mod64u ...) => (MODDU ...)
    // MODW/MODWU has a 64-bit dividend and a 32-bit divisor,
    // so a sign/zero extension of the dividend is required.
    (Mod32  x y) => (MODW  (MOVWreg x) y)
    (Mod32u x y) => (MODWU (MOVWZreg x) y)
    (Mod16  x y) => (MODW  (MOVHreg x) (MOVHreg y))
    (Mod16u x y) => (MODWU (MOVHZreg x) (MOVHZreg y))
    (Mod8   x y) => (MODW  (MOVBreg x) (MOVBreg y))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Oct 12 18:09:26 UTC 2023
    - 74.3K bytes
    - Viewed (0)
  8. src/cmd/compile/internal/ssa/rewritePPC64.go

    	v_0 := v.Args[0]
    	b := v.Block
    	typ := &b.Func.Config.Types
    	// match: (Mod32u x y)
    	// cond: buildcfg.GOPPC64 >= 9
    	// result: (MODUW x y)
    	for {
    		x := v_0
    		y := v_1
    		if !(buildcfg.GOPPC64 >= 9) {
    			break
    		}
    		v.reset(OpPPC64MODUW)
    		v.AddArg2(x, y)
    		return true
    	}
    	// match: (Mod32u x y)
    	// cond: buildcfg.GOPPC64 <= 8
    	// result: (SUB x (MULLW y (DIVWU x y)))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Jun 07 19:02:52 UTC 2024
    - 360.2K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/rewritegeneric.go

    <typ.UInt32> [int32(c)])))) (Mul64 <typ.UInt64> (ZeroExt32to64 <typ.UInt64> (Mod32u <typ.UInt32> (Trunc64to32 <typ.UInt32> (Rsh64Ux64 <typ.UInt64> x (Const64 <typ.UInt64> [32]))) (Const32 <typ.UInt32> [int32(c)]))) (Const64 <typ.UInt64> [int64((1<<32)/c)]))) (ZeroExt32to64 (Div32u <typ.UInt32> (Add32 <typ.UInt32> (Mod32u <typ.UInt32> (Trunc64to32 <typ.UInt32> x) (Const32 <typ.UInt32> [int32(c)])) (Mul32 <typ.UInt32> (Mod32u <typ.UInt32> (Trunc64to32 <typ.UInt32> (Rsh64Ux64 <typ.UInt64> x (Const64 <typ.UInt64>...
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Mon Apr 22 18:24:47 UTC 2024
    - 812.2K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/_gen/ARM64.rules

    (Div64u ...) => (UDIV  ...)
    (Div32u ...) => (UDIVW ...)
    (Div32F ...) => (FDIVS ...)
    (Div64F ...) => (FDIVD ...)
    
    (Mod64 x y) => (MOD x y)
    (Mod32 x y) => (MODW x y)
    (Mod64u ...) => (UMOD ...)
    (Mod32u ...) => (UMODW ...)
    (Mod(16|8)  x y) => (MODW  (SignExt(16|8)to32 x) (SignExt(16|8)to32 y))
    (Mod(16|8)u x y) => (UMODW (ZeroExt(16|8)to32 x) (ZeroExt(16|8)to32 y))
    
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 113.1K bytes
    - Viewed (0)
Back to top