Search Options

Display Count
Sort
Preferred Language
Advanced Search

Results 1 - 4 of 4 for rotw (0.07 seconds)

  1. src/cmd/asm/internal/asm/testdata/amd64enc.s

    	//TODO: RETFQ $0xf123                   // ca23f1
    	ROLW $1, (BX)                           // 66d103
    	ROLW $1, (R11)                          // 6641d103
    	ROLW $1, DX                             // 66d1c2
    	ROLW $1, R11                            // 6641d1c3
    	ROLW CL, (BX)                           // 66d303
    	ROLW CL, (R11)                          // 6641d303
    	ROLW CL, DX                             // 66d3c2
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Fri Oct 08 21:38:44 GMT 2021
    - 581.9K bytes
    - Click Count (1)
  2. lib/fips140/v1.0.0-c2097c7c.zip

    SIGMA0(Wt-15) + Wt-16; for 16 <= t <= 63 // SIGMA0(x) = ROTR(7,x) XOR ROTR(18,x) XOR SHR(3,x) // SIGMA1(x) = ROTR(17,x) XOR ROTR(19,x) XOR SHR(10,x) #define MSGSCHEDULE1(index) \ MOVWU (((index-2)&0xf)*4)(X19), X5; \ MOVWU (((index-15)&0xf)*4)(X19), X6; \ MOVWU (((index-7)&0xf)*4)(X19), X9; \ MOVWU (((index-16)&0xf)*4)(X19), X21; \ RORW $17, X5, X7; \ RORW $19, X5, X8; \ SRL $10, X5; \ XOR X7, X5; \ XOR X8, X5; \ ADD X9, X5; \ RORW $7, X6, X7; \ RORW $18, X6, X8; \ SRL $3, X6; \ XOR X7, X6; \ XOR X8,...
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Thu Sep 25 19:53:19 GMT 2025
    - 642.7K bytes
    - Click Count (0)
  3. lib/fips140/v1.1.0-rc1.zip

    SIGMA0(Wt-15) + Wt-16; for 16 <= t <= 63 // SIGMA0(x) = ROTR(7,x) XOR ROTR(18,x) XOR SHR(3,x) // SIGMA1(x) = ROTR(17,x) XOR ROTR(19,x) XOR SHR(10,x) #define MSGSCHEDULE1(index) \ MOVWU (((index-2)&0xf)*4)(X19), X5; \ MOVWU (((index-15)&0xf)*4)(X19), X6; \ MOVWU (((index-7)&0xf)*4)(X19), X9; \ MOVWU (((index-16)&0xf)*4)(X19), X21; \ RORW $17, X5, X7; \ RORW $19, X5, X8; \ SRL $10, X5; \ XOR X7, X5; \ XOR X8, X5; \ ADD X9, X5; \ RORW $7, X6, X7; \ RORW $18, X6, X8; \ SRL $3, X6; \ XOR X7, X6; \ XOR X8,...
    Created: Tue Dec 30 11:13:12 GMT 2025
    - Last Modified: Thu Dec 11 16:27:41 GMT 2025
    - 663K bytes
    - Click Count (0)
  4. RELEASE.md

        *   TPUs can now be re-initialized multiple times, using
            `tf.tpu.experimental.initialize_tpu_system`.
        *   Add `RaggedTensor.merge_dims()`.
        *   Added new `uniform_row_length` row-partitioning tensor to
            `RaggedTensor`.
        *   Add `shape` arg to `RaggedTensor.to_tensor`; Improve speed of
            `RaggedTensor.to_tensor`.
    Created: Tue Dec 30 12:39:10 GMT 2025
    - Last Modified: Tue Oct 28 22:27:41 GMT 2025
    - 740.4K bytes
    - Click Count (3)
Back to Top