- Sort Score
- Result 10 results
- Languages All
Results 1 - 3 of 3 for ROR (0.02 sec)
-
src/cmd/compile/internal/ssa/_gen/ARM64Ops.go
{name: "ROR", argLength: 2, reg: gp21, asm: "ROR"}, // arg0 right rotate by (arg1 mod 64) bits {name: "RORW", argLength: 2, reg: gp21, asm: "RORW"}, // arg0 right rotate by (arg1 mod 32) bits {name: "RORconst", argLength: 1, reg: gp11, asm: "ROR", aux: "Int64"}, // arg0 right rotate by auxInt bits, auxInt should be in the range 0 to 63.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 58.8K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/decode.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon May 16 22:24:28 UTC 2022 - 76.9K bytes - Viewed (0) -
src/cmd/internal/obj/riscv/obj.go
// Rotation instructions are supported natively. return []*instruction{ins} } switch ins.as { case AROL, AROLW, AROR, ARORW: // ROL -> OR (SLL x y) (SRL x (NEG y)) // ROR -> OR (SRL x y) (SLL x (NEG y)) sllOp, srlOp := ASLL, ASRL if ins.as == AROLW || ins.as == ARORW { sllOp, srlOp = ASLLW, ASRLW } shift1, shift2 := sllOp, srlOp if ins.as == AROR || ins.as == ARORW {
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Sun Apr 07 03:32:27 UTC 2024 - 77K bytes - Viewed (0)