- Sort Score
- Result 10 results
- Languages All
Results 1 - 9 of 9 for Bx (0.04 sec)
-
src/runtime/asm_amd64.s
MOVQ SP, BX // hide (SP) reads from vet MOVQ 8(BX), BX // caller's PC MOVQ BX, (g_sched+gobuf_pc)(R14) LEAQ fn+0(FP), BX // caller's SP MOVQ BX, (g_sched+gobuf_sp)(R14) // Get the caller's frame pointer by dereferencing BP. Storing BP as it is // can cause a frame pointer cycle, see CL 476235. MOVQ (BP), BX // caller's BP MOVQ BX, (g_sched+gobuf_bp)(R14)
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Sat May 11 20:38:24 UTC 2024 - 60.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/avx512enc/avx512_vbmi2.s
VPSHLDQ $121, (BX), Y31, K5, Y21 // 62e38525712b79 VPSHLDQ $121, -17(BP)(SI*1), Y31, K5, Y21 // 62e3852571ac35efffffff79 VPSHLDQ $121, Y19, Y6, K5, Y21 // 62a3cd2d71eb79 VPSHLDQ $121, Y7, Y6, K5, Y21 // 62e3cd2d71ef79 VPSHLDQ $121, Y6, Y6, K5, Y21 // 62e3cd2d71ee79 VPSHLDQ $121, (BX), Y6, K5, Y21 // 62e3cd2d712b79
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue May 22 14:57:15 UTC 2018 - 97.1K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/amd64enc_extra.s
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 11 18:32:50 UTC 2023 - 57.6K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/regalloc.go
// if ... goto b3 else b4 // // b3: x3 = LoadReg x2 : BX b4: x4 = LoadReg x2 : CX // ... use x3 ... ... use x4 ... // // b2: ... use x3 ... // // If b3 is the primary predecessor of b2, then we use x3 in b2 and // add a x4:CX->BX copy at the end of b4. // But the definition of x3 doesn't dominate b2. We should really
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Nov 21 17:49:56 UTC 2023 - 87.2K bytes - Viewed (0) -
src/cmd/internal/obj/arm/asm5.go
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 79.4K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/debug.go
// // b1: // v4 = ArgIntReg <uintptr> {s+8} [0] : BX // v5 = ArgIntReg <int> {used} [0] : CX // // While this is an accurate picture of the live incoming params, // we also want to have debug locations for non-live params (or // their non-live pieces), e.g. something like // // b1: // v9 = ArgIntReg <*uint8> {s+0} [0] : AX // v4 = ArgIntReg <uintptr> {s+8} [0] : BX // v5 = ArgIntReg <int> {used} [0] : CX
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Mon Jun 10 19:44:43 UTC 2024 - 58.4K bytes - Viewed (0) -
src/cmd/asm/internal/asm/testdata/arm.s
// { // outcode($1, $2, &nullgen, 0, &$4); // } BEQ 2(PC) B foo(SB) // JMP foo(SB) BEQ 2(PC) B bar<>(SB) // JMP bar<>(SB) // // BX // // LTYPEBX comma ireg // { // outcode($1, Always, &nullgen, 0, &$3); // } BX (R0) // // BEQ // // LTYPE5 comma rel // { // outcode($1, Always, &nullgen, 0, &$3); // } BEQ 1(PC) // // SWI //
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Dec 15 20:51:01 UTC 2023 - 69K bytes - Viewed (0) -
src/compress/flate/testdata/huffman-rand-max.in
W� �Vi�%�2���f�r��7�~ۗ0K���ۨY�8�I�}N ����=>zDF~���C�*���>��.� ��)��M��O��� D��Sٵ�Gs�k���ܜ��I�I�����Tb�|{�Zγ��O�8��>M��n�����n���i��W�/Bz.�=�I��P��7��je�Ŋ���W��{Yha�n/"$0���pZ�Yռ"�Sܵ!3�sN���QQ�\�f&�]�F뎱钹A��g@n��=�BX#'p��NQ��2��'�,�í���1ice��B0�^$RC����V��b���WĐ G�����2�l4�k������<Q�5wE $E�-�k�$���&v�gs��8���\���⿒m|��ʪ�QH�O����Ǜ��@,4c�f��E��.V֥5�PiZZ"����1SB��-���- B%u���^�J��TV ��N�媁D$M,Lp]��/F�h�a��^8`&�K���O��:��m�Ww�R��g�y!4��...
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Mar 11 17:40:52 UTC 2016 - 64K bytes - Viewed (0) -
kotlin-js-store/yarn.lock
buffer-from@^1.0.0: version "1.1.2" resolved "https://registry.yarnpkg.com/buffer-from/-/buffer-from-1.1.2.tgz#2b146a6fd72e80b4f55d255f35ed59a3a9a41bd5" integrity sha512-E+XQCRwSbaaiChtv6k6Dwgc+bx+Bs6vuKJHHl5kox/BaKbhiXzqQOwK4cO22yElGp2OCmjwVhT3HmxgyPGnJfQ== bytes@3.1.2: version "3.1.2" resolved "https://registry.yarnpkg.com/bytes/-/bytes-3.1.2.tgz#8b0beeb98605adf1b128fa4386403c009e0221a5"
Registered: Sun Jun 16 04:42:17 UTC 2024 - Last Modified: Sat Jul 22 12:28:51 UTC 2023 - 87.4K bytes - Viewed (0)