- Sort Score
- Result 10 results
- Languages All
Results 1 - 10 of 62 for REGISTER (0.14 sec)
-
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/inst.json
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Aug 16 17:57:48 UTC 2017 - 234.7K bytes - Viewed (0) -
pkg/scheduler/framework/runtime/framework_test.go
} // nolint:errcheck // Ignore the error returned by Register as before var registry = func() Registry { r := make(Registry) r.Register(scoreWithNormalizePlugin1, newScoreWithNormalizePlugin1) r.Register(scoreWithNormalizePlugin2, newScoreWithNormalizePlugin2) r.Register(scorePlugin1, newScorePlugin1) r.Register(scorePlugin2, newScorePlugin2) r.Register(pluginNotImplementingScore, newPluginNotImplementingScore)
Registered: Sat Jun 15 01:39:40 UTC 2024 - Last Modified: Fri May 17 09:07:27 UTC 2024 - 103K bytes - Viewed (0) -
src/cmd/internal/obj/arm64/asm7.go
case rs&1 != 0: c.ctxt.Diag("source register pair must start from even register: %v\n", p) break case rt&1 != 0: c.ctxt.Diag("destination register pair must start from even register: %v\n", p) break case rs != rs1-1: c.ctxt.Diag("source register pair must be contiguous: %v\n", p) break case rt != rt1-1: c.ctxt.Diag("destination register pair must be contiguous: %v\n", p) break
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 201.1K bytes - Viewed (0) -
src/cmd/internal/obj/ppc64/asm9.go
} /* VA-form 3-register + SHB operands */ func AOP_IRRR(op uint32, d uint32, a uint32, b uint32, simm uint32) uint32 { return op | (d&31)<<21 | (a&31)<<16 | (b&31)<<11 | (simm&0xF)<<6 } /* VX-form 1-register + SIM operands */ func AOP_IR(op uint32, d uint32, simm uint32) uint32 { return op | (d&31)<<21 | (simm&31)<<16 } /* XX1-form 3-register operands, 1 VSR operand */
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 13:55:28 UTC 2024 - 156.1K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/AMD64Ops.go
// - Boolean types use the low-order byte of a register. 0=false, 1=true. // Upper bytes are junk. // - Floating-point types live in the low natural slot of an sse2 register. // Unused portions are junk. // - We do not use AH,BH,CH,DH registers. // - When doing sub-register operations, we try to write the whole // destination register to avoid a partial-register write.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Aug 04 16:40:24 UTC 2023 - 98K bytes - Viewed (1) -
src/reflect/value.go
// // TODO(mknyszek): We make a new allocation for each register-allocated // value, but previously we could always point into the heap-allocated // stack frame. This is a regression that could be fixed by adding // additional space to the allocated stack frame and storing the // register-allocated return values into the allocated stack frame and // referring there in the resulting Value.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 21:17:41 UTC 2024 - 119.9K bytes - Viewed (0) -
src/cmd/internal/obj/x86/asm6.go
// the initial-exec model, where you load the TLS base into // a register and then index from that register, do not reach // this code and should not be listed. if ctxt.Arch.Family == sys.I386 { switch ctxt.Headtype { default: if isAndroid { return 0x65 // GS } log.Fatalf("unknown TLS base register for %v", ctxt.Headtype) case objabi.Hdarwin,
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 15 15:44:14 UTC 2024 - 146.9K bytes - Viewed (0) -
platforms/software/dependency-management/src/integTest/groovy/org/gradle/integtests/resolve/transform/ArtifactTransformCachingIntegrationTest.groovy
} } } tasks.register("resolveAtConfigurationTime").configure { inputs.files(configurations.green) configurations.green.each { println it } doLast { } } tasks.register("declareTransformAsInput").configure { def files = configurations.green
Registered: Wed Jun 12 18:38:38 UTC 2024 - Last Modified: Fri Jun 07 11:52:44 UTC 2024 - 97.8K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/ARM64.rules
// Load args directly into the register class where it will be used. (FMOVDgpfp <t> (Arg [off] {sym})) => @b.Func.Entry (Arg <t> [off] {sym}) (FMOVDfpgp <t> (Arg [off] {sym})) => @b.Func.Entry (Arg <t> [off] {sym}) // Similarly for stores, if we see a store after FPR <=> GPR move, then redirect store to use the other register set.
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu May 23 15:49:20 UTC 2024 - 113.1K bytes - Viewed (0) -
src/cmd/internal/obj/s390x/asmz.go
if a.Reg == REGSP { // unset base register for better printing, since // a.Offset is still relative to pseudo-SP. a.Reg = obj.REG_NONE } c.instoffset = int64(c.autosize) + a.Offset if c.instoffset >= -BIG && c.instoffset < BIG { return C_SAUTO } return C_LAUTO case obj.NAME_PARAM: if a.Reg == REGSP { // unset base register for better printing, since
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Apr 16 17:46:09 UTC 2024 - 176.7K bytes - Viewed (0)