Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 26 for sdiv (0.55 sec)

  1. tensorflow/compiler/mlir/lite/ir/tfl_ops.cc

      if (getFusedActivationFunction() != "NONE") return {};
      return ConstFoldBinaryOp(
          getType(), operands, [](APFloat a, APFloat b) { return a / b; },
          [](APInt a, APInt b) { return a.sdiv(b); });
    }
    
    int64_t DivOp::GetArithmeticCount(Operation* op) {
      int64_t count;
      if (ArithmeticCountUtilHelper::GetFirstOutputCount(op, &count)) return count;
    
      return -1;
    }
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 169.2K bytes
    - Viewed (0)
  2. src/cmd/compile/internal/ssa/_gen/ARM64.rules

    // UDIV and MSUB instructions. But if there is already an identical UDIV instruction just before or
    // after UREM (case like quo, rem := z/y, z%y), then the second UDIV instruction becomes redundant.
    // The purpose of this rule is to have this extra UDIV instruction removed in CSE pass.
    (UMOD  <typ.UInt64> x y) => (MSUB <typ.UInt64> x y (UDIV <typ.UInt64> x y))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu May 23 15:49:20 UTC 2024
    - 113.1K bytes
    - Viewed (0)
  3. manifests/addons/dashboards/istio-workload-dashboard.json

          "options": {
            "code": {
              "language": "plaintext",
              "showLineNumbers": false,
              "showMiniMap": false
            },
            "content": "<div class=\"dashboard-header text-center\">\n<span>WORKLOAD: $workload.$namespace</span>\n</div>",
            "mode": "html"
          },
          "pluginVersion": "10.1.5",
          "transparent": true,
          "type": "text"
        },
        {
          "datasource": {
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Wed Mar 27 03:47:04 UTC 2024
    - 102.7K bytes
    - Viewed (0)
  4. samples/addons/grafana.yaml

    :{"language":"plaintext","showLineNumbers":false,"showMiniMap":false},"content":"<div>\n  <div style=\"position: absolute; bottom: 0\">\n    <a href=\"https://istio.io\" target=\"_blank\" style=\"font-size: 30px; text-decoration: none; color: inherit\"><img src=\"https://raw.githubusercontent.com/cncf/artwork/master/projects/istio/icon/color/istio-icon-color.svg\" style=\"height: 50px\"> Istio</a>\n  </div>\n  <div style=\"position: absolute; bottom: 0; right: 0; font-size: 15px\">\n    Istio is...
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Wed Jun 12 20:46:28 UTC 2024
    - 242.3K bytes
    - Viewed (0)
  5. manifests/addons/dashboards/istio-service-dashboard.json

          "options": {
            "code": {
              "language": "plaintext",
              "showLineNumbers": false,
              "showMiniMap": false
            },
            "content": "<div class=\"dashboard-header text-center\">\n<span>SERVICE: $service</span>\n</div>",
            "mode": "html"
          },
          "pluginVersion": "10.1.5",
          "transparent": true,
          "type": "text"
        },
        {
          "datasource": {
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Wed Mar 27 03:47:04 UTC 2024
    - 111.8K bytes
    - Viewed (0)
  6. src/cmd/vendor/rsc.io/markdown/entity.go

    	"&ocirc;":                           "\u00f4",
    	"&ocy;":                             "\u043e",
    	"&odash;":                           "\u229d",
    	"&odblac;":                          "\u0151",
    	"&odiv;":                            "\u2a38",
    	"&odot;":                            "\u2299",
    	"&odsold;":                          "\u29bc",
    	"&oelig;":                           "\u0153",
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed Jan 24 13:01:26 UTC 2024
    - 101K bytes
    - Viewed (0)
  7. tensorflow/compiler/mlir/lite/tests/legalize-tf.mlir

    // CHECK:  "tfl.zeros_like"(%arg0) : (tensor<8x16xf32>) -> tensor<8x16xf32>
    }
    
    func.func @div(%arg0: tensor<1xf32>, %arg1: tensor<1xf32>) -> tensor<1xf32> {
      %0 = "tf.Div"(%arg0, %arg1) : (tensor<1xf32>, tensor<1xf32>) -> tensor<1xf32>
      func.return %0: tensor<1xf32>
    
    // CHECK-LABEL: div
    // CHECK:  tfl.div %arg0, %arg1 {fused_activation_function = "NONE"} : tensor<1xf32>
    // CHECK:  return
    }
    
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Jun 05 01:54:33 UTC 2024
    - 153.4K bytes
    - Viewed (0)
  8. src/main/java/org/codelibs/fess/mylasta/action/FessMessages.java

        /** The key of the message:  */
        public static final String ERRORS_front_footer = "{errors.front_footer}";
    
        /** The key of the message: &lt;div class="alert alert-warning"&gt; */
        public static final String ERRORS_front_prefix = "{errors.front_prefix}";
    
        /** The key of the message: &lt;/div&gt; */
        public static final String ERRORS_front_suffix = "{errors.front_suffix}";
    
        /** The key of the message: &lt;ul class="has-error"&gt; */
    Registered: Wed Jun 12 13:08:18 UTC 2024
    - Last Modified: Thu Feb 22 01:37:57 UTC 2024
    - 119.9K bytes
    - Viewed (0)
  9. src/cmd/compile/internal/ssa/rewriteMIPS.go

    		return true
    	}
    }
    func rewriteValueMIPS_OpDiv16(v *Value) bool {
    	v_1 := v.Args[1]
    	v_0 := v.Args[0]
    	b := v.Block
    	typ := &b.Func.Config.Types
    	// match: (Div16 x y)
    	// result: (Select1 (DIV (SignExt16to32 x) (SignExt16to32 y)))
    	for {
    		x := v_0
    		y := v_1
    		v.reset(OpSelect1)
    		v0 := b.NewValue0(v.Pos, OpMIPSDIV, types.NewTuple(typ.Int32, typ.Int32))
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Wed May 24 14:43:03 UTC 2023
    - 176.6K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/_gen/AMD64Ops.go

    		fpstoreidx = regInfo{inputs: []regMask{gpspsb, gpsp, fp, 0}}
    
    		prefreg = regInfo{inputs: []regMask{gpspsbg}}
    	)
    
    	var AMD64ops = []opData{
    		// {ADD,SUB,MUL,DIV}Sx: floating-point arithmetic
    		// x==S for float32, x==D for float64
    		// computes arg0 OP arg1
    		{name: "ADDSS", argLength: 2, reg: fp21, asm: "ADDSS", commutative: true, resultInArg0: true},
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Fri Aug 04 16:40:24 UTC 2023
    - 98K bytes
    - Viewed (1)
Back to top