Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 25 for val11 (0.03 sec)

  1. tensorflow/compiler/mlir/lite/experimental/tac/tests/get-alternative-subgraph.mlir

        func.return %0 : tensor<1xf32>
      }
    
    // CHECK:   func @simpleTest(%[[VAL_0:.*]]: tensor<1xf32>, %[[VAL_1:.*]]: tensor<1xf32>, %[[VAL_2:.*]]: tensor<1xf32>, %[[VAL_3:.*]]: tensor<1xf32>) -> tensor<2x1xf32> {
    // CHECK:           %[[VAL_4:.*]] = call @func_0_GPU_FLOAT(%[[VAL_0]], %[[VAL_1]], %[[VAL_2]]) {tac.interface_name = "func_0"} : (tensor<1xf32>, tensor<1xf32>, tensor<1xf32>) -> tensor<1xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 20.1K bytes
    - Viewed (0)
  2. tensorflow/compiler/mlir/lite/experimental/tac/tests/device-transform-gpu.mlir

    // CHECK:           [[VAL_6:%.*]] = "tfl.slice"([[VAL_1]], [[VAL_2]], [[VAL_5]]) : (tensor<1x8x8x1024xf32>, tensor<4xi32>, tensor<4xi32>) -> tensor<1x8x8x256xf32>
    // CHECK:           [[VAL_7:%.*]] = "tfl.slice"([[VAL_1]], [[VAL_3]], [[VAL_5]]) : (tensor<1x8x8x1024xf32>, tensor<4xi32>, tensor<4xi32>) -> tensor<1x8x8x256xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 15.6K bytes
    - Viewed (0)
  3. tensorflow/compiler/mlir/lite/experimental/tac/tests/fold-constants-to-subgraph.mlir

    // PARTIAL:           %[[VAL_10:.*]] = "tfl.pseudo_const"() <{value = dense<0> : tensor<3xi32>}> : () -> tensor<3xi32>
    // PARTIAL:           %[[VAL_11:.*]] = "tfl.slice"(%[[VAL_6]], %[[VAL_10]], %[[VAL_9]]) : (tensor<4x384x32xf32>, tensor<3xi32>, tensor<3xi32>) -> tensor<1x384x32xf32>
    // PARTIAL:           return %[[VAL_11]] : tensor<1x384x32xf32>
    // PARTIAL:         }
    
    }
    
    // -----
    
    module {
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 10.5K bytes
    - Viewed (0)
  4. operator/pkg/tpath/tree_test.go

                i1: va11
    `,
    		},
    		{
    			desc:     "partial create",
    			baseYAML: testTreeYAML,
    			path:     "a.b.d",
    			value:    "val3",
    			want: `
    a:
      b:
        c: val1
        d: val3
        list1:
        - i1: val1
        - i2: val2
        - i3a: key1
          i3b:
            list2:
            - i1: val1
            - i2: val2
            - i3a: key1
              i3b:
                i1: va11
    `,
    		},
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Mon Jul 25 19:30:47 UTC 2022
    - 15.6K bytes
    - Viewed (0)
  5. test/codegen/shift.go

    func provedUnsignedShiftLeft(val64 uint64, val32 uint32, val16 uint16, val8 uint8, shift int) (r1 uint64, r2 uint32, r3 uint16, r4 uint8) {
    	if shift >= 0 && shift < 64 {
    		// arm64:"LSL",-"CSEL"
    		r1 = val64 << shift
    	}
    	if shift >= 0 && shift < 32 {
    		// arm64:"LSL",-"CSEL"
    		r2 = val32 << shift
    	}
    	if shift >= 0 && shift < 16 {
    		// arm64:"LSL",-"CSEL"
    		r3 = val16 << shift
    	}
    	if shift >= 0 && shift < 8 {
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Tue May 21 18:53:43 UTC 2024
    - 12.7K bytes
    - Viewed (0)
  6. platforms/software/dependency-management/src/test/groovy/org/gradle/api/internal/artifacts/ivyservice/resolveengine/result/ComponentSelectorSerializerTest.groovy

            when:
            ModuleComponentSelector result1 = serialize(selector1, serializer)
            ModuleComponentSelector result2 = serialize(selector2, serializer)
            ModuleComponentSelector result3 = serialize(selector3, serializer)
    
            then:
            result1.attributes == AttributeTestUtil.attributes("foo": "val1")
    Registered: Wed Jun 12 18:38:38 UTC 2024
    - Last Modified: Tue Oct 10 21:10:11 UTC 2023
    - 11.8K bytes
    - Viewed (0)
  7. tensorflow/compiler/mlir/lite/stablehlo/tests/composite-lowering.mlir

    }
    
    // CHECK-LABEL:   func.func @hardswish(
    // CHECK-SAME:                         %[[VAL_0:.*]]: tensor<2xf32>) -> tensor<*xf32> {
    // CHECK:           %[[VAL_1:.*]] = "tfl.hard_swish"(%[[VAL_0]]) : (tensor<2xf32>) -> tensor<2xf32>
    // CHECK:           %[[VAL_2:.*]] = "tf.Identity"(%[[VAL_1]]) {device = ""} : (tensor<2xf32>) -> tensor<*xf32>
    // CHECK:           %[[VAL_3:.*]] = "tf.Identity"(%[[VAL_2]]) {device = ""} : (tensor<*xf32>) -> tensor<*xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu Jun 06 18:45:51 UTC 2024
    - 32.6K bytes
    - Viewed (0)
  8. pilot/pkg/model/telemetry_test.go

    					LogFormat: &meshconfig.MeshConfig_ExtensionProvider_EnvoyFileAccessLogProvider_LogFormat_Text{
    						Text: "%REQ_WITHOUT_QUERY(key1:val1)% REQ_WITHOUT_QUERY(key2:val1)% %METADATA(UPSTREAM_HOST:istio)% %METADATA(CLUSTER:istio)%\n",
    					},
    				},
    			},
    		},
    	}
    
    	jsonFormattersProvider = &meshconfig.MeshConfig_ExtensionProvider{
    		Name: "envoy-json-formatters",
    Registered: Fri Jun 14 15:00:06 UTC 2024
    - Last Modified: Fri Jun 14 04:34:30 UTC 2024
    - 39.6K bytes
    - Viewed (0)
  9. tensorflow/compiler/mlir/quantization/tensorflow/passes/prepare_lifting.cc

                         "Uses TF Uniform Quantized ops"))};
    };
    
    // Check if given indices in `val1` has same number of elements as given
    // indices in `val2`.
    bool HasEqualElementSize(Value val1, Value val2, ArrayRef<int> val1_indices,
                             ArrayRef<int> val2_indices) {
      ShapedType val1_shape = mlir::cast<ShapedType>(val1.getType());
      ShapedType val2_shape = mlir::cast<ShapedType>(val2.getType());
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri May 17 17:58:54 UTC 2024
    - 13.3K bytes
    - Viewed (0)
  10. src/cmd/compile/internal/ssa/rewriteAMD64splitload.go

    	// cond: vo.Val() != 0
    	// result: (CMPWconst (MOVWload {sym} [vo.Off()] ptr mem) [vo.Val16()])
    	for {
    		vo := auxIntToValAndOff(v.AuxInt)
    		sym := auxToSym(v.Aux)
    		ptr := v_0
    		mem := v_1
    		if !(vo.Val() != 0) {
    			break
    		}
    		v.reset(OpAMD64CMPWconst)
    		v.AuxInt = int16ToAuxInt(vo.Val16())
    		v0 := b.NewValue0(v.Pos, OpAMD64MOVWload, typ.UInt16)
    		v0.AuxInt = int32ToAuxInt(vo.Off())
    Registered: Wed Jun 12 16:32:35 UTC 2024
    - Last Modified: Thu Jan 19 22:42:34 UTC 2023
    - 21.4K bytes
    - Viewed (0)
Back to top