- Sort Score
- Result 10 results
- Languages All
Results 1 - 8 of 8 for imm12 (0.1 sec)
-
src/cmd/vendor/golang.org/x/arch/arm/armasm/decode.go
case arg_mem_R_pm_imm12_offset: // Treat [<Rn>,#+/-<imm12>] like [<Rn>{,#+/-<imm12>}]{!} // by forcing P=1, W=0 (index=false, wback=false). return decodeArg(arg_mem_R_pm_imm12_W, x&^(1<<21)|1<<24) case arg_mem_R_pm_imm12_postindex: // Treat [<Rn>],#+/-<imm12> like [<Rn>{,#+/-<imm12>}]{!} // by forcing P=0, W=0 (postindex=true). return decodeArg(arg_mem_R_pm_imm12_W, x&^(1<<24|1<<21))
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Tue Nov 22 17:16:14 UTC 2022 - 12.6K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/arm64/arm64asm/arg.go
// a W register encoded in Rm with a shift encoded in shift[23:22] and an amount // encoded in imm6[15:10] in the range [0,31]. // // - arg_IAddSub: // An immediate for a add/sub instruction encoded in imm12[21:10] with an optional // left shift of 12 encoded in shift[23:22]. // // - arg_Rt_31_1__W_0__X_1: // a W or X register encoded in Rt[4:0]. The width specifier is encoded in the field
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Aug 16 17:57:48 UTC 2017 - 20K bytes - Viewed (0) -
src/cmd/link/internal/arm/asm.go
} out.Write16(uint16(v)) return true } // sign extend a 24-bit integer. func signext24(x int64) int32 { return (int32(x) << 8) >> 8 } // encode an immediate in ARM's imm12 format. copied from ../../../internal/obj/arm/asm5.go func immrot(v uint32) uint32 { for i := 0; i < 16; i++ { if v&^0xff == 0 { return uint32(i<<8) | v | 1<<25 } v = v<<2 | v>>30 } return 0
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Aug 23 05:58:20 UTC 2023 - 22.9K bytes - Viewed (0) -
src/cmd/internal/obj/ppc64/asm9_gtables.go
o1 |= uint32(p.From.Offset&0x1) << 17 // IX o0 |= uint32((p.RestArgs[0].Addr.Offset>>16)&0xffff) << 0 // imm0 o1 |= uint32(p.RestArgs[0].Addr.Offset&0xffff) << 0 // imm1 out[1] = o1 out[0] = o0 } // xxspltiw XT,IMM32 func type_xxspltiw(c *ctxt9, p *obj.Prog, t *Optab, out *[5]uint32) { o0 := GenPfxOpcodes[p.As-AXXSPLTIW] o1 := GenOpcodes[p.As-AXXSETACCZ]
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Nov 16 20:18:50 UTC 2022 - 42.6K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/x86/x86asm/intel.go
X0: "xmm0", X1: "xmm1", X2: "xmm2", X3: "xmm3", X4: "xmm4", X5: "xmm5", X6: "xmm6", X7: "xmm7", X8: "xmm8", X9: "xmm9", X10: "xmm10", X11: "xmm11", X12: "xmm12", X13: "xmm13", X14: "xmm14", X15: "xmm15", // TODO: Maybe the constants are named wrong. SPB: "spl", BPB: "bpl", SIB: "sil", DIB: "dil", R8L: "r8d", R9L: "r9d",
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed Nov 29 22:23:32 UTC 2017 - 11.7K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/x86/x86asm/decode.go
xArgDX // arg DX xArgEAX // arg EAX xArgEDX // arg EDX xArgES // arg ES xArgFS // arg FS xArgGS // arg GS xArgImm16 // arg imm16 xArgImm32 // arg imm32 xArgImm64 // arg imm64 xArgImm8 // arg imm8 xArgImm8u // arg imm8 but record as unsigned xArgImm16u // arg imm8 but record as unsigned xArgM // arg m
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Fri Feb 10 18:59:52 UTC 2023 - 45.1K bytes - Viewed (0) -
src/cmd/vendor/golang.org/x/arch/x86/x86asm/gnu.go
X1: "%xmm1", X2: "%xmm2", X3: "%xmm3", X4: "%xmm4", X5: "%xmm5", X6: "%xmm6", X7: "%xmm7", X8: "%xmm8", X9: "%xmm9", X10: "%xmm10", X11: "%xmm11", X12: "%xmm12", X13: "%xmm13", X14: "%xmm14", X15: "%xmm15", CS: "%cs", SS: "%ss", DS: "%ds", ES: "%es", FS: "%fs", GS: "%gs", GDTR: "%gdtr", IDTR: "%idtr", LDTR: "%ldtr",
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Thu Oct 19 23:33:33 UTC 2023 - 21.4K bytes - Viewed (0) -
src/cmd/compile/internal/ssa/_gen/PPC64Ops.go
{name: "ADDCconst", argLength: 1, reg: gp11xer, asm: "ADDC", typ: "(UInt64, UInt64)", aux: "Int64"}, // arg0 + imm16 -> out, CA {name: "SUBCconst", argLength: 1, reg: gp11xer, asm: "SUBC", typ: "(UInt64, UInt64)", aux: "Int64"}, // imm16 - arg0 -> out, CA {name: "ADDE", argLength: 3, reg: gp2xer1xer, asm: "ADDE", typ: "(UInt64, UInt64)", commutative: true}, // arg0 + arg1 + CA (arg2) -> out, CA
Registered: Wed Jun 12 16:32:35 UTC 2024 - Last Modified: Wed May 22 19:59:38 UTC 2024 - 43.8K bytes - Viewed (0)