Search Options

Results per page
Sort
Preferred Languages
Advance

Results 1 - 10 of 40 for dilation_h (0.12 sec)

  1. tensorflow/compiler/mlir/quantization/tensorflow/utils/tf_to_uniform_attribute_utils.cc

                                  llvm::StringMap<Attribute>& identifier_to_attr) {
      ArrayAttr dilations =
          mlir::dyn_cast<ArrayAttr>(identifier_to_attr["dilations"]);
      const int dilation_h = mlir::cast<IntegerAttr>(dilations[1]).getInt();
      const int dilation_w = mlir::cast<IntegerAttr>(dilations[2]).getInt();
      return rewriter.getI64ArrayAttr({dilation_h, dilation_w});
    }
    
    Attribute GetPaddingValue(PatternRewriter& rewriter,
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu Apr 25 16:01:03 UTC 2024
    - 18.7K bytes
    - Viewed (0)
  2. tensorflow/compiler/mlir/quantization/tensorflow/utils/tf_to_xla_attribute_utils.cc

          int dilation_i = mlir::cast<IntegerAttr>(dilations[i]).getInt();
          int out_size = tflite::ComputeOutSize(kTfLitePaddingSame, input_size,
                                                filter_size, stride_i, dilation_i);
    
          int offset = 0;
          int padding_before = tflite::ComputePaddingWithOffset(
              stride_i, dilation_i, input_size, filter_size, out_size, &offset);
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri May 17 17:58:54 UTC 2024
    - 13.3K bytes
    - Viewed (0)
  3. tensorflow/compiler/mlir/lite/transforms/dilated_conv.h

                                           "Conv2D op doesn't have valid padding");
      }
      // Make sure dilations are all ones if set.
      const ArrayAttr& dilations =
          op->template getAttrOfType<ArrayAttr>("dilations");
      if (dilations && !TFIntListIsAllOnes(dilations)) {
        return rewriter.notifyMatchFailure(op, "dilations should be all 1");
      }
    
      if (!TFL::TFTypeIsFloat32Tensor(op.getInput()) &&
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu Apr 25 16:01:03 UTC 2024
    - 20K bytes
    - Viewed (0)
  4. tensorflow/cc/gradients/nn_grad.cc

        return errors::InvalidArgument(
            "Conv2DBackpropInput grad requires 1 grad input");
      }
    
      std::vector<int> dilations, strides, explicit_paddings;
      bool use_cudnn_on_gpu;
      std::string data_format, padding;
      TF_RETURN_IF_ERROR(GetNodeAttr(op.node()->attrs(), "dilations", &dilations));
      TF_RETURN_IF_ERROR(GetNodeAttr(op.node()->attrs(), "strides", &strides));
      TF_RETURN_IF_ERROR(
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri May 27 23:34:33 UTC 2022
    - 24.5K bytes
    - Viewed (0)
  5. tensorflow/compiler/mlir/quantization/tensorflow/passes/lift_quantizable_spots_as_functions.td

          (NamedAttr<"explicit_paddings"> $explicit_paddings),
          (NamedAttr<"dilations"> $dilations))),
      [(IsNotInLiftedFunc $res)], [], (addBenefit 1)>;
    
    def LiftDepthwiseConv : Pat<
      (TF_DepthwiseConv2dNativeOp:$res $input, $filter, $strides, $padding,
        $explicit_paddings, IsDataFormatNHWC:$data_format, $dilations),
      (LiftAsTFPartitionedCall<"composite_depthwise_conv2d_fn">
        (ArgumentList $input, $filter),
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Sun Dec 10 05:52:02 UTC 2023
    - 15.6K bytes
    - Viewed (0)
  6. tensorflow/compiler/mlir/quantization/tensorflow/passes/replace_cast_hacks_with_tf_xla_ops.td

        (TF_CastOp (TF_IdentityOp $filter), $truncate1),
        $strides, $use_cudnn, $padding, $explicit_padding,
        IsDataFormatNHWC:$data_format, $dilations),
      (CreateXLAConvOpFromTFConv2DOp
        $input, $filter, $input_zp, $conv, $strides,
        $dilations, $padding, $explicit_padding),
      [(IsInt8ElementType $input),
       (IsInt8ElementType $filter),
       (IsConstTensor $input_zp),
       (IsConstTensor $filter),
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Sun Dec 10 05:52:02 UTC 2023
    - 21.1K bytes
    - Viewed (0)
  7. tensorflow/compiler/mlir/quantization/tensorflow/tests/lift_quantizable_spots_as_functions_drq.mlir

    // CHECK-NEXT: %[[CONV2D_0:.*]] = "tf.Conv2D"(%arg0, %arg1)
    // CHECK-SAME: data_format = "NHWC", dilations = [1, 1, 1, 1], explicit_paddings = [], padding = "SAME", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true
    // CHECK-SAME: attr_map = "0:strides,1:use_cudnn_on_gpu,2:padding,3:explicit_paddings,4:dilations"
    // CHECK-NEXT: return %[[CONV2D_0]]
    
    // CHECK-LABEL: private @composite_conv2d_fn_1
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Mon Oct 30 06:52:55 UTC 2023
    - 11.8K bytes
    - Viewed (0)
  8. tensorflow/compiler/mlir/quantization/tensorflow/tests/lift_quantizable_spots_as_functions.mlir

    // CHECK-NEXT: %[[CONV2D_0:.*]] = "tf.Conv2D"(%arg0, %arg1)
    // CHECK-SAME: data_format = "NHWC", dilations = [1, 1, 1, 1], explicit_paddings = [], padding = "SAME", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true
    // CHECK-SAME: attr_map = "0:strides,1:use_cudnn_on_gpu,2:padding,3:explicit_paddings,4:dilations"
    // CHECK-NEXT: %[[BIASADD_0:.*]] = "tf.BiasAdd"(%[[CONV2D_0]], %arg2)
    // CHECK-NEXT: %[[RELU6_0:.*]] = "tf.Relu6"(%[[BIASADD_0]])
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Fri May 10 04:07:09 UTC 2024
    - 26.5K bytes
    - Viewed (0)
  9. tensorflow/compiler/mlir/lite/quantization/tensorflow/tests/fallback_to_flex_ops_default.mlir

      %3 = "tf.AddV2"(%2, %1): (tensor<15x28x28x1xf32>, tensor<1xf32>) -> tensor<15x28x28x1xf32>
      func.return %2 : tensor<15x28x28x1xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Thu May 02 09:41:17 UTC 2024
    - 13.4K bytes
    - Viewed (0)
  10. tensorflow/compiler/mlir/quantization/tensorflow/tests/prepare_lifting.mlir

      %cst_0 = "tf.Const"() {value = dense<0.500000e+00> : tensor<2xf32>} : () -> tensor<2xf32>
      %0 = "tf.Conv2D"(%arg0, %cst) {data_format = "NHWC", dilations = [1, 1, 2, 1], explicit_paddings = [], padding = "SAME", strides = [1, 1, 2, 1], use_cudnn_on_gpu = true} : (tensor<1x3x4x3xf32>, tensor<2x3x3x2xf32>) -> tensor<1x3x2x2xf32>
    Registered: Sun Jun 16 05:45:23 UTC 2024
    - Last Modified: Wed Feb 14 03:24:59 UTC 2024
    - 33.3K bytes
    - Viewed (0)
Back to top